

Sunda	<b>ay,</b> 23 April	Mono	day, 24 April
9am	<b>Educational Session 1</b> Salon A	8am	Welcome and Opening Remarks Salon C
9am	<b>Educational Session 2</b> Salon B	8:20am	Session 1: Keynote Session Salon C
9am	<b>Educational Session 3</b> Salon C	8:20am	<b>TBD</b> » <u>Daniel Cooley</u> (United States) <sup>1</sup> (1. Chief Technology Officer, Silicon
9am	Educational Session 4 Salon F		Labs)
12:15pm	Break	9:30am	Digital Circuits, SoCs, and Systems I - Session 2: Low-power Digital Circuits Salon A
12:15pm	Break		Chaired by: Alicia Klinefelter (United States) and Weiwei Shan (China)
12:15pm	Break	9:30am	Introduction: Low-power Digital Circuits
12:15pm	Break		» <u>Alicia Klinefelter</u> (United States) <sup>1</sup> , WeiWei Shan (China) <sup>2</sup> (1. nVidia, 2. Southeast University, Nanjing)
1:30pm	<b>Educational Session 1</b> Salon A	9:35am	2-1: A 28nm All-Digital, 1.92-7.32mV/LSB, 0.5-2GS/s sample rate, 0- latency Voltage Sensor with Dynamic PVT Calibration for Wide-
1:30pm	<b>Educational Session 2</b> Salon B		range Adaptive Voltage Scaling » <u>Yuxuan Du</u> (China) <sup>1</sup> , Haitao Ge (China) <sup>1</sup> , Zhuo Chen (China) <sup>1</sup> , Kaize Zhou (China) <sup>1</sup> , Zhengguo Shen (China) <sup>1</sup> , Weiwei Shan (China) <sup>1</sup> (1. Southeast University, Nanjing)
1:30pm	<b>Educational Session 3</b> Salon C	10am	
1:30pm	<b>Educational Session 4</b> Salon F		2-2: (Invited) Synchronous Die-to-Die Signaling Using Aeonic Connect » <u>Marcus van Ierssel</u> (Canada) <sup>1</sup> , Fred Buhler (United States) <sup>1</sup> , David Moore (United States) <sup>1</sup> , Jeff Fredenburg (United States) <sup>1</sup> (1. Movellus Inc)



Continued from Monday, 24 April		10:25am	4-2: A Monolithic GaN Driver and GaN Power Switch with Power- rail Charging Saturation Bootstrap Technique Achieving Gate	
10:50am 11:15am	<ul> <li>2-3: A 65nm 2.02mW 50Mbps Direct Analog to MJPEG Converter for Video Sensor Nodes using low-noise Switched Capacitor MAC-Quantizer with automatic calibration and Sparsity-aware ADC</li> <li>» Gaurav Kumar K (United States)<sup>1</sup>, <u>Gourab Barik</u> (United States)<sup>1</sup>, Baibhab Chatterjee (United States)<sup>2</sup>, Sumon Bose (United States)<sup>3</sup>, Shovan Maity (United States)<sup>3</sup>, Shreyas Sen (United States)<sup>1</sup> (1. Purdue University, 2. University of Florida, 3. Quasistatics Inc)</li> <li>2-4: A 40nm 0.35V 25MHz Half-Select Disturb-Free Bit-interleaving 10T SRAM With Data-Aware Write-Path</li> <li>» <u>Yifei Li</u> (China)<sup>1</sup>, Jian Chen (China)<sup>1</sup>, Yuqi Wang (China)<sup>1</sup>, Zihan Yin (United States)<sup>2</sup>, Hongyu Chen (China)<sup>3</sup>, Yajun Ha (China)<sup>1</sup> (1.</li> </ul>	10:50am	<ul> <li>Rising and Falling Time Ratio of 1.28</li> <li>» Yao Qin (China)<sup>1</sup>, <u>Xin Ming</u> (China)<sup>1</sup>, Zhi-yi Lin (China)<sup>1</sup>, Zhijiu Wu (China)<sup>1</sup>, Chunwang Zhuang (China)<sup>1</sup>, Jian-Jun Kuang (China)<sup>1</sup>, Peng Luo (China)<sup>2</sup>, Bo Zhang (China)<sup>1</sup> (1. University of Electronic Science and Technology of China, 2. Chengdu Danxi Technology Co., Ltd)</li> <li>4-3: (Invited) A GaN-on-Si Gate Driver with 14.7X Reduction in Tailing Current Loss and 37.0% Reduction of Reverse Conduction Loss</li> <li>» <u>Hsing-Yen Tsai</u> (Taiwan)<sup>1</sup>, Kuo-Lin Zheng (Taiwan)<sup>2</sup>, Ke-Horng Chen (Taiwan)<sup>1</sup>, Ying-His Lin (Taiwan)<sup>3</sup>, Shian-Ru Lin (Taiwan)<sup>3</sup>, Tsung-Yen Tsai (Taiwan)<sup>3</sup> (1. National Yang Ming Chiao Tung University, 2. National Yang Ming Chiao Tung University &amp; Chip-GaN Power Semiconductor Corp., 3. Realtek Semiconductor Corp.)</li> </ul>	
	ShanghaiTech University, 2. USC, 3. Innovation Academy for Microsatellites)	9:30am	Wireless Transceivers and RF/mm-Wave Circuits and Systems I - Session 5: Low Power Quantum Computing & Wireless Transceivers Salon E	
9:30am	Session 3: Forum: Ultra High-Speed Data Converters Salon B		Chaired by: Julian Tham (United States) and Mustafijur Rahman (India)	
9:30am	Power Management I - Session 4: Gate Drivers and GaN ICs Salon C Chaired by: Alan Roth (United States) and Raveesh Magod Ramakrishna (United States)	9:30am	Introduction: Low Power Quantum Computing & Wireless Transceivers » <u>Julian Tham</u> (United States) <sup>1</sup> , Mustafijur Rahman (India) <sup>2</sup> (1. Infineon Technologies, 2. IIT Delhi)	
9:30am	<b>Introduction: Gate Drivers and GaN ICs</b> » <u>Alan Roth</u> (United States) <sup>1</sup> , Raveesh Magod (United States) <sup>2</sup> (1. TSMC, 2. Texas Instruments)	9:35am	computing » <u>David Frank</u> (U Kevin Tien (Unite (United States) <sup>1</sup> , (United States) <sup>1</sup> , States) <sup>1</sup> , Daniel F	» <u>David Frank</u> (United States) <sup>1</sup> , Sudipto Chakraborty (United States) <sup>1</sup> , Kevin Tien (United States) <sup>1</sup> , Pat Rosno (United States) <sup>2</sup> , Mark Yeck (United States) <sup>1</sup> , Joseph Glick (United States) <sup>1</sup> , Raphael Robertazzi (United States) <sup>1</sup> , Ray Richetta (United States) <sup>3</sup> , John Bulzacchelli (United States) <sup>1</sup> , Daniel Ramirez (United States) <sup>3</sup> , Dereje Yilma (United States) <sup>3</sup> ,
9:35am	<ul> <li>4-1: (Invited) Digital Gate ICs for Driving and Sensing Power Devices to Achieve Low-Loss, Low-Noise, and Highly Reliable Power Electronic Systems</li> <li>» Dibo Zhang (Japan)<sup>1</sup>, Kohei Horii (Japan)<sup>1</sup>, Katsuhiro Hata (Japan)<sup>1</sup>, <u>Makoto Takamiya</u> (Japan)<sup>1</sup> (1. The University of Tokyo)</li> </ul>		Andy Davies (United States) <sup>3</sup> , Rajiv Joshi (United States) <sup>1</sup> , Scott Lekuch (United States) <sup>1</sup> , Ken Inoue (United States) <sup>1</sup> , Devin Underwood (United States) <sup>1</sup> , Dorothy Wisnieff (United States) <sup>1</sup> , Chris Baks (United States) <sup>1</sup> , John Timmerwilke (United States) <sup>1</sup> , Peilin Song (United States) <sup>1</sup> , Blake Johnson (United States) <sup>1</sup> , Brian Gaucher (United States) <sup>1</sup> , Daniel Friedman (United States) <sup>1</sup> (1. IBM T.J. Watson Research Center, 2. IBM Systems, 3. IBM Systems)	



Continued	from Monday, 24 April	9:35am	
10:25am	<b>5-2:</b> A -102dBm Sensitivity, 2.2μA Packet-Level-Duty-cycled Wake- Up Receiver with ADPLL achieving -30dB SIR » <u>Linsheng Zhang</u> (United States) <sup>1</sup> , Divya Duvvuri (United States) <sup>1</sup> , Suprio Bhattacharya (United States) <sup>1</sup> , Anjana Dissanayake (United States) <sup>1</sup> , Xinjian Liu (United States) <sup>1</sup> , Henry Bishop (United States) <sup>1</sup> , Yaobin Zhang (United States) <sup>1</sup> , Travis Blalock (United States) <sup>1</sup> , Benton Calhoun (United States) <sup>1</sup> , Steven Bowers (United States) <sup>1</sup> (1. University of Virginia)		6-1: A 333TOPS/W Logic-Compatible Multi-Level Embedded Flash Compute-In-Memory Macro with Dual-Slope Computation » Edward Choi (Korea, Republic of) <sup>1</sup> , Injun Choi (Korea, Republic of) <sup>1</sup> , Vincent Lukito (Korea, Republic of) <sup>1</sup> , Dong-Hwi Choi (Korea, Republic of) <sup>1</sup> , Donghyeon Yi (Korea, Republic of) <sup>1</sup> , Ik-joon Chang (Korea, Republic of) <sup>2</sup> , Sohmyung Ha (United Arab Emirates) <sup>3</sup> , Minkyu Je (Korea, Republic of) <sup>1</sup> (1. Korea Advanced Institute of Science and Technology, 2. Kyung Hee University, 3. New York University Abu Dhabi)
		10am	
10:50am	<b>5-3: A 12.2µW Interference Robust Wake-Up Receiver</b> » <u>Hamid Jafari Sharemi</u> (Iran, Islamic Republic of) <sup>1</sup> , Mehrdad Sharif Bakhtiar (Iran, Islamic Republic of) <sup>1</sup> (1. Sharif University of Technology)		6-2: Sub-mW/qubit 5.2-7.2GHz 65nm Cryo-CMOS RX for Scalable Quantum Computing Applications » <u>Aravind Nagulu</u> (United States) <sup>1</sup> , Leonardo M Ranzani (United States) <sup>2</sup> , Guilhem J Ribeill (United States) <sup>2</sup> , Martin V Gustafsson (United States) <sup>2</sup> , Thomas A Ohki (United States) <sup>2</sup> , Harish Krishnaswamy (United States) <sup>3</sup> (1. Washington University in St. Louis, 2. Raytheon BBN Technologies, 3. Columbia University)
11:15am	5-4: A Digital-Intensive 6-to-11 GHz 1T2R IEEE 802.15.4/4z- Compliant Multi-Functional Joint-Radar-Communication Transceiver SoC for Wireless Indoor Sensing Data-fusion	10:25am	
	» <u>Bufan Zhu</u> (China) <sup>1</sup> , Wei Deng (China) <sup>1</sup> , Ziying Huang (China) <sup>1</sup> , Haikun Jia (China) <sup>1</sup> , Haiyang Jia (China) <sup>1</sup> , Angxiao Yan (China) <sup>1</sup> , Yumeng Yang (China) <sup>1</sup> , Junfeng Liu (China) <sup>1</sup> , Yu Fu (China) <sup>1</sup> , Shiyan Sun (China) <sup>1</sup> , Chao Tang (China) <sup>1</sup> , Taikun Ma (China) <sup>1</sup> , Jiajie Tang (China) <sup>1</sup> , Baoyong Chi (China) <sup>1</sup> (1. Tsinghua University)		6-3: A 138-TOPS/W Delta-Sigma Modulator-Based Variable- Resolution Activation In-Memory Computing Macro » <u>Vasundhara Damodaran</u> (United States) <sup>1</sup> , Ziyu Liu (United States) <sup>1</sup> , Jae-sun Seo (United States) <sup>1</sup> , Arindam Sanyal (United States) <sup>1</sup> (1. Arizona State University)
9:30am	Emerging Technologies, Systems, and Applications I - Session 6: Architectures for Advancing Computing Salon F	10:50am	6-4: DenseCIM: Binary Weighted-Capacitor SRAM Computation-In-
	Chaired by: Shih-Chii Liu (Switzerland) and Kaiyuan Yang (United States)		Memory with Column-by-Column Dynamic Range Calibration SAR ADC
9:30am	<b>Introduction: Architectures for Advancing Computing</b> » <u>Shih-Chii Liu</u> (Switzerland) <sup>1</sup> , KaiYuan Yang (United States) <sup>2</sup> (1. ETH, 2. Rice University)		» <u>Yong-lun lo</u> (Singapore) <sup>1</sup> , Boon Peng Yap (Singapore) <sup>1</sup> , Dong-Hyun Yoon (Singapore) <sup>1</sup> , Hyunjoon Kim (Singapore) <sup>1</sup> , Yuanjin Zheng (Singapore) <sup>1</sup> , Tony Tae-Hyoung Kim (Singapore) <sup>1</sup> (1. Nanyang Technological University)

### Page 3



Continued from Monday, 24 April		1:55pm	7-3: A Double-Mode Sparse Compute-In-Memory Macro with Reconfigurable Single and Dual Layer Computation
11:15am	6-5: dToF LIDAR System Using Addressable Multi-Channel VCSEL Transmitter, 128x80 SPAD Sensor, and ML-Based Object Detection for Adaptive Beam-Steering		» <u>Yuanzhe ZHAO</u> (Macao) <sup>1</sup> , Minglei Zhang (Macao) <sup>1</sup> , Pengyu He (Macao) <sup>1</sup> , Yan Zhu (Macao) <sup>1</sup> , Chi-Hang Chan (Macao) <sup>1</sup> , R. P. Martins (Macao) <sup>1</sup> (1. University of Macau)
	» <u>Yifan Wu</u> (China) <sup>1</sup> , Sifan Zhou (China) <sup>2</sup> , Miao Sun (China) <sup>3</sup> , Tao Xia (China) <sup>3</sup> , Jian Qian (China) <sup>3</sup> , Lei Wang (China) <sup>4</sup> , Shi Shi (China) <sup>4</sup> , Lebei Cui (China) <sup>3</sup> , Jier Wang (China) <sup>3</sup> , Yuan Li (China) <sup>3</sup> , Hengwei Yu (China) <sup>3</sup> , Zhihong Lin (China) <sup>3</sup> , Lei Qiu (China) <sup>1</sup> , Yajie Qin (China) <sup>3</sup> , Min Sun (China) <sup>5</sup> , Rui Bai (China) <sup>4</sup> , Xuefeng Chen (China) <sup>4</sup> , Patrick Chiang (China) <sup>3</sup> , Shenglong Zhuo (China) <sup>3</sup> (1. The college of electronics and information engineering, Tongji University, Shanghai, China;, 2. Southeast University, Nanjing, 3. State Key Laboratory of ASIC and System, Fudan University, Shanghai, China, 4. PhotonIC Technologies,	2:20pm	7-4: A Graph Neural Network Computing-in-Memory Macro and Accelerator with Analog-Digital Hybrid Transformation and CAM- enabled Search-reduce » <u>Yipeng Wang</u> (United States) <sup>1</sup> , Shanshan Xie (United States) <sup>1</sup> , Jacob Rohan (United States) <sup>1</sup> , Meizhi Wang (United States) <sup>1</sup> , Mengtian Yang (United States) <sup>1</sup> , Sirish Oruganti (United States) <sup>1</sup> , Jaydeep P Kulkarni (United States) <sup>1</sup> (1. University of Texas at Austin)
	Shanghai, China, 5. Tencent Research)	1pm	Data Converters I -
1pm	Digital Circuits, SoCs, and Systems II - Session 7: Compute in Memory and Ising Machines		<b>Session 8: Data Converter Design Techniques</b> <i>Salon B</i> Chaired by: Shaolan Li (United States) and Zhichao Tan (China)
	<i>Salon A</i> Chaired by: Bongjin Kim (United States) and Yongpan Liu (China)	1pm	Introduction: Data Converter Design Techniques
1pm	Introduction: Compute in Memory and Ising Machines » <u>Bongjin Kim</u> (United States) <sup>1</sup> , Yongpan Liu (China) <sup>2</sup> (1. University of	» <u>Shaolan Li</u> (Unite of Technology, 2. 2	» <u>Shaolan Li</u> (United States) <sup>1</sup> , Zhichao Tan (China) <sup>2</sup> (1. Georgia Institute of Technology, 2. Zhejiang University)
	California, Santa Barbara, 2. Tsinghua University)	1:05pm	8-1: (Best Invited Paper Candidate) Calibration Techniques for Optimizing Performance of High-Speed ADCs
1:05pm	7-1: A Calibration-Free 15-level/Cell eDRAM Computing-in-Memory Macro with 3T1C Current-Programmed Dynamic-Cascoded MLC achieving 233-to-304-TOPS/W 4b MAC		» <u>Ewout Martens</u> (Belgium) <sup>1</sup> , Nereo Markulic (Belgium) <sup>1</sup> , Jorge Lagos Benites (Belgium) <sup>1</sup> , Jan Craninckx (Belgium) <sup>1</sup> (1. IMEC)
	» Jiahao Song (China) <sup>1</sup> , Xiyuan Tang (China) <sup>1</sup> , Haoyang Luo (China) <sup>1</sup> , Haoyi Zhang (China) <sup>1</sup> , Xin Qiao (China) <sup>1</sup> , Zixuan Sun (China) <sup>1</sup> , <u>Xiangxing</u> Yang (United States) <sup>2</sup> , Yuan Wang (China) <sup>1</sup> , Runsheng Wang (China) <sup>1</sup> , Ru	1:55pm	8-2: (Best Student Paper Candidate) A 4.6K to 400K Functional PVT- Robust Ringamp-Based 250MS/s 12b Pipelined ADC with Pole- Aware Bias Calibration
	Huang (China) <sup>1</sup> (1. Peking University, 2. pSemi Corporation)		» <u>Kaoru Yamashita</u> (Japan)¹, Benjamin Hershberg (United States)¹, Kentaro Yoshioka (Japan)¹, Hiroki Ishikuro (Japan)¹ (1. Keio University)
1:30pm	7-2: CIMC: A 603TOPS/W In-Memory-Computing C3T Macro with Boolean/Convolutional Operation for Cryogenic Computing » <u>Yuhao Shu</u> (China) <sup>1</sup> , Hongtu Zhang (China) <sup>1</sup> , Qi Deng (China) <sup>1</sup> , Hao Sun (China) <sup>1</sup> , Yajun Ha (China) <sup>1</sup> (1. ShanghaiTech University)	2:20pm	<b>8-3: A 1GS/s 6-Core Programmable A/D Converter Array Supporting Architecture Restructuring and Multitasking</b> » <u>Zhishuai Zhang</u> (China) <sup>1</sup> , Zijie Gao (China) <sup>1</sup> , Siyu Huang (China) <sup>1</sup> , Nan Sun (China) <sup>1</sup> , Lu Jie (China) <sup>1</sup> (1. Tsinghua University)



Continue	Continued from Monday, 24 April		Wireless Transceivers and RF/mm-Wave Circuits and Systems II - Session 10: Recent Advances in Silicon Based Terahertz Solutions
1pm	<b>Power Management II - Session 9: DC-DC Converters</b> Salon C		<i>Salon E</i> Chaired by: Sudipto Chakraborty (United States) and Wanghua Wu (United States)
	Chaired by: John Pigott (United States) and SriHarsh Pakala (United States)	1pm	Introduction: Recent Advances in Silicon Based Terahertz Solutions
1pm	Introduction: DC-DC Converters » John Pigott (United States) <sup>1</sup> , SriHarsh Pakala (United States) <sup>1</sup> (1. NXP)		» <u>Sudipto Chakraborty</u> (United States) <sup>1</sup> , Wanghua Wu (United States) <sup>2</sup> (1. IBM, 2. Samsung)
	» John Figure (Onited States) , Shinai shi Fakala (Onited States) (1. NAF)	1:05pm	10-1: (Invited) High-Power, Efficient THz Generation in Silicon for Broadband Sensing and Wireless Communication
1:05pm	9-1: 4C 3-Level Hybrid Buck Converter for 12~48V-to-1V Point-of- Load Applications		» <u>Aydin Babakhani</u> (United States) <sup>1</sup> , Sidharth Thomas (United States) <sup>1</sup> , Sam Razavian (United States) <sup>1</sup> (1. University of California, Los Angeles)
	» <u>Hon-Piu Lam</u> (Hong Kong)¹, Wing-Hung Ki (Hong Kong)¹, Philip K. T. Mok (Hong Kong)¹ (1. Hong Kong University of Science and Technology)	1:55pm	10-2: A 194-238GHz Fully On-Chip Self-Referenced Frequency Stabilized Radiator for High Range Resolution Imaging
1:30pm	9-2: A 4-to-42V Input, 95.5% Efficiency, 3.2µA-IQ, DC-DC Buck Converter Featuring a Leakage-Emulated Bootstrap Refresher and Anti-Deadlock Self-Bias Supply for Battery-Powered Automotive Uses		» <u>Bahareh Hadidian</u> (United States) <sup>1</sup> , Farzad Khoeini (United States) <sup>1</sup> , S. M. Hossein Naghavi (United States) <sup>1</sup> , Andreia Cathelin (France) <sup>2</sup> , Kamal Sarabandi (United States) <sup>1</sup> , Ehsan Afshari (United States) <sup>1</sup> (1. University of Michigan, Ann Arbor, 2. STMicroelectronics, Crolles)
	» <u>Heejun Lee</u> (Korea, Republic of) <sup>1</sup> , Hyunki Han (Korea, Republic of) <sup>1</sup> , Hyun-Sik Kim (Korea, Republic of) <sup>1</sup> (1. KAIST)	2:20pm	10-3: A Compact CMOS 390 GHz Autodyne FMCW Radar with 57 GHz Bandwidth for Dental Imaging
1:55pm	9-3: An 87.2%-peak efficiency 4.1W-output power switched capacitor 3-level inverting buck-boost dc-dc converter » Samuele Fusetto (Italy) <sup>1</sup> , <u>Elisabetta Moisello</u> (Italy) <sup>1</sup> , Holger Petersen (Germany) <sup>2</sup> , Siamak Abedinpour (United States) <sup>2</sup> , Piero Malcovati		» <u>Morteza Tavakoli Taba</u> (United States) <sup>1</sup> , S. M. Hossein Naghavi (United States) <sup>1</sup> , Morteza Fayazi (United States) <sup>1</sup> , Ali Sadeghi (United States) <sup>2</sup> , Mohammed Aseeri (Saudi Arabia) <sup>3</sup> , Andreia Cathelin (France) <sup>4</sup> , Ehsan Afshari (United States) <sup>1</sup> (1. University of Michigan, Ann Arbor, 2. University of Washington, 3. King Abdulaziz City for Science and Technology, 4. STMicroelectronics, Crolles)
	(İtaly) <sup>1</sup> , Edoardo Bonizzoni (İtaly) <sup>1</sup> (1. University of Pavia, 2. Renesas Electronics)	1pm	Analog Circuits and Techniques I - Session 11: Analog Sensor Interfaces
2:20pm	9-4: (Best Student Paper Candidate) A Li-ion Battery Input 96.8% Peak Efficiency Single-Inductor Off-Chip-Capacitor-Free 2-Switch		<i>Salon F</i> Chaired by: Edoardo Bonizzoni (Italy) and DEVRIM AKSIN (United States)
	<b>LED Driver with Two-Color Mixing Capability</b> » <u>Caiyu Tong</u> (China) <sup>1</sup> , Zihao Fan (China) <sup>1</sup> , Yuan Gao (China) <sup>1</sup> (1. Southern University of Science and Technology)	1pm	<b>Introduction: Analog Sensor Interfaces</b> » <u>Edoardo Bonizzoni</u> (Italy) <sup>1</sup> , Devrim Aksin (United States) <sup>2</sup> (1. University of Pavia, 2. ADI)



Continued from Monday, 24 April		3pm	Digital Circuits, SoCs, and Systems II cont'd - Session 7: Compute in Memory and Ising Machines
1:05pm	11-1: A 72-Channel Resistive-and-Capacitive Sensor Interface Achieving 0.74μW/Channel and 0.038mm2/Channel by Noise-	Salon A Chaired by: Bongjin Kim (United States) and Yongp	Salon A Chaired by: Bongjin Kim (United States) and Yongpan Liu (China)
	Orthogonalizing and Pad-Sharing Techniques » <u>Xiangdong Feng</u> (China) <sup>1</sup> , Yuxuan Luo (China) <sup>1</sup> , Tianyi Cai (China) <sup>1</sup> , Yangfan Xuan (China) <sup>1</sup> , Yunshan Zhang (China) <sup>1</sup> , Yili Shen (China) <sup>1</sup> , Changgui Yang (China) <sup>1</sup> , Qijing Xiao (China) <sup>1</sup> , Yong Chen (Macao) <sup>2</sup> , Bo Zhao (China) <sup>1</sup> (1. Zhejiang University, 2. University of Macau)	3pm	7-5: A 65 nm 1.4-6.7 TOPS/W Adaptive-SNR Sparsity-Aware CIM Core with Load Balancing Support for DL workloads » <u>Mustafa Ali</u> (United States) <sup>1</sup> , Indranil Chakraborty (United States) <sup>1</sup> , Sakshi Choudhary (United States) <sup>1</sup> , Dong Eun Kim (United States) <sup>1</sup> , Muya Chang (United States) <sup>2</sup> , Arijit Raychowdhury (United States) <sup>2</sup> ,
1:30pm	11-2: A 15.5b-ENOB 335mVpp-Linear-Input-Range 4.7GΩ-Input- Impedance Direct-ADC Based Analog Front-End		Kaushik Roy (United States) <sup>1</sup> (1. Purdue University, 2. Georgia Institute of Technology)
	» <u>Yijie Li</u> (China)¹, Weiqi Zhi (China)¹, Yuying Li (China)¹, Zhiliang Hong (China)¹, Jiawei Xu (China)¹ (1. Fudan University)	3:25pm	7-6: iMCU: A 102-μJ, 61-ms Digital In-Memory Computing-based Microcontroller Unit for Edge TinyML
1:55pm	<b>11-3: A 0.06-mm<sup>2</sup> Current-Mode Noise-Shaping SAR based</b> <b>Temperature-to-Digital Converter with a 4.9-nJ Energy/Conversion</b> » <u>Antonio Aprile</u> (Italy) <sup>1</sup> , Daniele Gardino (Italy) <sup>2</sup> , Michele Folz (Italy) <sup>2</sup> , Piero Malcovati (Italy) <sup>1</sup> , Edoardo Bonizzoni (Italy) <sup>1</sup> (1. University of		» <u>Chuan-Tung Lin</u> (United States) <sup>1</sup> , Paul Huang (United States) <sup>1</sup> , Jonghyun Oh (United States) <sup>1</sup> , Dewei Wang (United States) <sup>1</sup> , Mingoo Seok (United States) <sup>1</sup> (1. Columbia University)
	Pavia, 2. TDK InvenSense)	3:50pm	7-7: A Continuous-Time Ising Machine Using Coupled Inverter Chains Featuring Fully-Parallel One-Shot Spin Updates
2:20pm	<ul> <li>11-4: A 9.7fJ/ConvStep Capacitive Sensor Readout Circuit with Incremental Zoomed Time Domain Quantization</li> <li>» <u>Zilong Shen</u> (China)<sup>1</sup>, Xiyuan Tang (China)<sup>1</sup>, Zhongyi Wu (China)<sup>1</sup>, Haoyang Luo (China)<sup>1</sup>, Zongnan Wang (China)<sup>1</sup>, Mingjie Liu (United States)<sup>2</sup>, Xing Zhang (China)<sup>1</sup>, Yuan Wang (China)<sup>1</sup> (1. Peking University, 2. NVIDIA Corporation)</li> </ul>		» <u>Chengshuo Yu</u> (Singapore) <sup>1</sup> , JUNJIE MU (Singapore) <sup>1</sup> , Kevin Chai (Singapore) <sup>2</sup> , Tony Tae-Hyoung Kim (Singapore) <sup>1</sup> , Bongjin Kim (United States) <sup>3</sup> (1. Nanyang Technological University, 2. Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), 3. University of California, Santa Barbara)
2:45pm	Break	4:15pm	7-8: A Reconfigurable Ising Machine for Boolean Satisfiability Problems Featuring Many-Body Spin Interactions
2:45pm	Break		» <u>Yuqi Su</u> (Singapore) <sup>1</sup> , Tony Tae-Hyoung Kim (Singapore) <sup>1</sup> , Bongjin Kim (United States) <sup>2</sup> (1. Nanyang Technological University, 2. University of California, Santa Barbara)
2:45pm	Break	3pm	Data Converters l cont'd -
2:45pm	Break		Session 8: Data Converter Design Techniques Salon B
2:45pm	Break		Chaired by: Shaolan Li (United States) and Zhichao Tan (China)



Continued from Monday, 24 April		3:50pm	9-7: A 96.6%-Efficiency Inductively Assisted Switched-Capacitor DC-DC Converter with 0.5-to-1.5V Output Voltage Range
3pm	<b>8-4: An 80.2-to-89.1dB-SNDR 24k-to-200kHz-BW VCO-Based</b> <b>Synthesized ΔΣ ADC with 105dB SFDR in 28-nm CMOS</b> » <u>Yi Zhong</u> (China) <sup>1</sup> , Mingtao Zhan (China) <sup>1</sup> , Wei Wang (China) <sup>1</sup> , Xiyuan Tang (China) <sup>2</sup> , Lu Jie (China) <sup>1</sup> , Nan Sun (China) <sup>1</sup> (1. Tsinghua University,		» <u>Sandeep Reddy Kukunuru</u> (United States) <sup>1</sup> , Loai Salem (United States) <sup>1</sup> (1. University of California, Santa Barbara)
	Tang (China)², Lu Jie (China)¹, Nan Sun (China)¹ (1. Tsinghua University, 2. Peking University)	4:15pm	9-8: A 65nm Fully-integrated Fast-switching Buck Converter with Resonant Gate Drive and Automatic Tracking
3:25pm	8-5: Sniff-SAR: A 9.8fJ/cs 12b secure ADC with detection-driven protection against power and EM side-channel attack » <u>Ruicong Chen</u> (United States) <sup>1</sup> , Anantha P. Chandrakasan (United States) <sup>1</sup> , Hae-Seung Lee (United States) <sup>1</sup> (1. Massachusetts Institute of Technology)		» <u>Xi Chen</u> (United States) <sup>1</sup> , Aly Shoukry (United States) <sup>1</sup> , Tianyu Jia (United States) <sup>1</sup> , Xin Zhang (United States) <sup>2</sup> , Raveesh Magod (United States) <sup>3</sup> , Nachiket Desai (United States) <sup>4</sup> , Jie Gu (United States) <sup>1</sup> (1. Northwestern University, 2. IBM, 3. Texas Instruments, 4. Intel)
3:50pm	8-6: A Fully-Dynamic kT/C-Noise-Canceled SAR ADC with Trimming-	4:40pm	9-9: (Best Student Paper Candidate) A Fully-Integrated Direct- Conversion Resonant Switched Capacitor Converter with Modular
	<b>Free Dynamic Amplifier</b> » <u>Haoyu Zhuang</u> (China) <sup>1</sup> , Nan Sun (China) <sup>2</sup> , Linzhi Tao (China) <sup>1</sup> , Yizhan Li (China) <sup>1</sup> , Qiang Li (China) <sup>1</sup> (1. University of Electronic Science and Technology of China, 2. Tsinghua University)		<b>Multi-Winding Current Ballasting</b> » <u>Kishalay Datta</u> (United States) <sup>1</sup> , Prescott H Mclaughlin (United States) <sup>2</sup> , Jason Stauth (United States) <sup>1</sup> (1. Dartmouth, 2. Intel)
3pm	<b>Power Management II cont'd -</b> <b>Session 9: DC-DC Converters</b> <i>Salon C</i>	3pm	Wireless Transceivers and RF/mm-Wave Circuits and Systems II cont'd - Session 10: Recent Advances in Silicon Based Terahertz Solutions Salon E
	Chaired by: John Pigott (United States) and SriHarsh Pakala (United States)	3pm	10-4: An Ultra-Wideband Amplifier with A Novel Non-Distributed Butterfly Topology Achieving 2-250 GHz Bandwidth and 4.67 THz
3pm	<ul> <li>9-5: A 150nA IQ, 850mA ILOAD, &lt;10mV Ripple Buck Converter with</li> <li>&gt;90% Efficiency over 10μA to 450mA Loading Range</li> <li>» Baochuang Wang (China)<sup>1</sup>, Yiling Xie (China)<sup>1</sup>, Jianping Guo (China)<sup>1</sup>, Lin Cheng (China)<sup>2</sup> (1. Sun Yat-sen University, 2. University of Science and Technology of China)</li> </ul>		<b>GBW in 130nm SiGe BiCMOS</b> » <u>Dawei Tang</u> (China) <sup>1</sup> , Zekun Li (China) <sup>1</sup> , Jixin Chen (China) <sup>1</sup> , Peigen Zhou (China) <sup>1</sup> , Zhe Chen (China) <sup>1</sup> , Debin Hou (China) <sup>1</sup> , Wei Hong (China) <sup>1</sup> (1. Southeast University)
3:25pm	9-6: A 5V-to-0.5V Inductor-First Inductor-on-Ground Switched Capacitor Multi-Path Hybrid DC-DC Converter » <u>Junwei Huang</u> (China) <sup>1</sup> , Zhiguo Tong (China) <sup>1</sup> , Yan Lu (China) <sup>1</sup> , Chi- Seng Lam (China) <sup>1</sup> , R. P. Martins (China) <sup>1</sup> (1. University of Macau, Macau, China)	3:25pm	<b>10-5: A Low-Power 20Gb/s 196GHz BPSK Wireless Transmitter with Energy Efficiency FoM of 0.15pJ/bit/cm</b> » <u>Lili Chen</u> (United States) <sup>1</sup> , Morteza Tavakoli Taba (United States) <sup>1</sup> , Andreia Cathelin (France) <sup>2</sup> , Ehsan Afshari (United States) <sup>1</sup> (1. University of Michigan, Ann Arbor, 2. STMicroelectronics, Crolles)



Continue	d from <b>Monday, 24 April</b>	5:30pm	Welcome Reception River Terrace and Patio
3:50pm	10-6: (Best Student Paper Candidate) A 1.54mm2 Wake-Up Receiver Based on THz Carrier Wave and Integrated Cryptographic Authentication » <u>Eunseok Lee</u> (United States) <sup>1</sup> , Muhammad Ibrahim Wasiq Khan (United States) <sup>1</sup> , Xibi Chen (United States) <sup>1</sup> , Utsav Banerjee (India) <sup>2</sup> ,	Tueso	day, 25 April
	Nathan Monroe (United States) <sup>1</sup> , Rabia Tugce Yazicigil (United States) <sup>3</sup> , Ruonan Han (United States) <sup>1</sup> , Anantha P. Chandrakasan (United States) <sup>1</sup> (1. Massachusetts Institute of Technology, 2. Indian Institute of Science, 3. Boston University)	8am	Session 12: Forum: Recent Progress in LDOs and Voltage, Current, and Timing References Salon A
3pm	<b>Session 11: Analog Sensor Interfaces</b> <i>Salon F</i> Chaired by: Edoardo Bonizzoni (Italy) and DEVRIM AKSIN (United States)	8am	Session 13: Forum: Emerging Electrical and Optical Devices for Biomedical Applications Salon B
3pm	<b>11-5: (Best Invited Paper Candidate) Analog Front-End Circuits for MEMS Microphones</b> » <u>Piero Malcovati</u> (Italy) <sup>1</sup> (1. University of Pavia)	8am	Foundation of System Design I - Session 14: Heterogenous SoCs for Next-Gen Compute Applications Salon C Chaired by: Farhana Sheikh (United States) and Zhengya Zhang (United
3:50pm	<ul> <li>11-6: A 3.9kHz bandwidth and 2μV offset current sensor analog front-end with a capacitively coupled amplifier using a dual frequency conversion technique</li> <li>» <u>Shotaro Wada</u> (Japan)<sup>1</sup>, Yoshikazu Furuta (Japan)<sup>1</sup>, Soya Taniguchi (Japan)<sup>1</sup>, Masaya Kondo (Japan)<sup>1</sup>, Shogo Kawahara (Japan)<sup>1</sup>, Tomohiro Nezuka (Japan)<sup>1</sup> (1. MIRISE Technologies Corporation)</li> </ul>	8am	States) and Jaydeep P Kulkarni (United States) Introduction: Heterogenous SoCs for Next-Gen Compute Applications » Farhana Sheikh (United States) <sup>1</sup> , Zhengya Zhang (United States) <sup>2</sup> ,
4:15pm	<b>11-7: A 56fJ/Conversion-Step 178dB-FoMS Third-Order Hybrid CT-DT</b> ΔΣ Capacitance-to-Digital Converter » <u>Yoontae Jung</u> (Korea, Republic of) <sup>1</sup> , Jimin Koo (Korea, Republic of) <sup>1</sup> , Sein Oh (Korea, Republic of) <sup>1</sup> , Seunga Park (Korea, Republic of) <sup>1</sup> , Ji- Hoon Suh (Korea, Republic of) <sup>1</sup> , Donghee Cho (Korea, Republic of) <sup>1</sup> , Minkyu Je (Korea, Republic of) <sup>1</sup> (1. KAIST)	8:05am	Jaydeep Kulkarni (United States) <sup>3</sup> (1. Intel, 2. University of Michigan, 3. The University of Texas at Austin)
4:40pm	<ul> <li>11-8: A 7.4μJ·ppm2 Resistance Sensor with ±120ppm (3σ) 1-Point- Trimmed Inaccuracy and &lt;4ppm/°C Temperature Drift from -55°C to 125°C</li> <li>» Sining Pan (China)<sup>1</sup>, <u>Ning Pu</u> (China)<sup>1</sup>, Haiyu Wang (China)<sup>1</sup>, Hanjun Jiang (China)<sup>1</sup>, Zhihua Wang (China)<sup>1</sup>, Huaqiang Wu (China)<sup>1</sup> (1. Tsinghua University)</li> </ul>		<b>14-1: (Invited) System Aspects of Deploying FPGAs for Cloud Infrastructure</b> » <u>Derek Chiou</u> (United States) <sup>1</sup> (1. The University of Texas at Austin and Microsoft)



Continue	d from <b>Tuesday, 25 April</b>	8:05am	<b>15-1: (Invited) Wireless Power Transfer at Distance</b> » <u>Ali Hajimiri</u> (United States) <sup>1</sup> (1. California Institute of Technology)
8:55am	14-2: (Best Student Paper Candidate) DECADES: A 67mm2, 1.46TOPS, 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second, Heterogeneous Manycore SoC with 109 Tiles including Accelerators, Intelligent Storage, and eFPGA in 12nm FinFET » <u>Fei Gao</u> (United States) <sup>1</sup> , Ting-Jung Chang (United States) <sup>1</sup> , Ang Li (United States) <sup>1</sup> , Marcelo Orenes-Vera (United States) <sup>1</sup> , Davide Giri (United States) <sup>2</sup> , Paul Jackson (United States) <sup>1</sup> , August Ning (United States) <sup>1</sup> , Georgios Tziantzioulis (United States) <sup>1</sup> , Joseph Zuckerman (United States) <sup>2</sup> , Jinzheng Tu (United States) <sup>1</sup> , Kaifeng Xu (United States) <sup>1</sup> , Grigory Chirkov (United States) <sup>1</sup> , Gabriele Tombesi (United States) <sup>2</sup> , Jonathan Balkind (United States) <sup>3</sup> , Margaret Martonosi (United States) <sup>1</sup> , Luca Carloni (United States) <sup>2</sup> , David Wentzlaff (United States) <sup>1</sup> (1. Princeton University, 2. Columbia University, 3. University of California, Santa Barbara)	8:55am 9:20am	<ul> <li>15-2: A 25.0-to-35.9GHz Dual-Layer Quad-Core Dual-Mode VCO with 189.1dBc/Hz FoM and 200.2dBc/Hz FoMT at 1MHz Offset in 65nm CMOS</li> <li>» Pingda Guan (China)<sup>1</sup>, Haikun Jia (China)<sup>1</sup>, Wei Deng (China)<sup>1</sup>, Ruichang Ma (China)<sup>1</sup>, Huabing Liao (China)<sup>1</sup>, Zhihua Wang (China)<sup>1</sup>, Baoyong Chi (China)<sup>1</sup> (1. Tsinghua University)</li> <li>15-3: A 13.5-to-28.8GHz 72.3%-Locking Range Multi-Phase Injection-Locked Frequency Tripler with Improved Output Power and Wideband Subharmonic-Spur Rejection in 28nm CMOS</li> <li>» <u>Chao Fan</u> (China)<sup>1</sup>, Ya Zhao (China)<sup>1</sup>, Yanlong Zhang (China)<sup>1</sup>, Jun Yin (China)<sup>2</sup>, Pui-In Mak (China)<sup>2</sup>, Guohe Zhang (China)<sup>1</sup>, Li Geng (China)<sup>1</sup> (1. Xi'an Jiaotong university, 2. University of Macau)</li> </ul>
9:20am	<ul> <li>14-3: CIFER: A 12nm, 16mm2, 22-Core SoC with a 1541 LUT6/mm2, 1.92 MOPS/LUT, Fully Synthesizable, Cache-Coherent, Embedded FPGA</li> <li>» Ting-Jung Chang (United States)<sup>1</sup>, <u>Ang Li</u> (United States)<sup>1</sup>, Fei Gao (United States)<sup>1</sup>, Tuan Ta (United States)<sup>2</sup>, Georgios Tziantzioulis (United States)<sup>1</sup>, Yanghui Ou (United States)<sup>2</sup>, Moyang Wang (United States)<sup>2</sup>, Jinzheng Tu (United States)<sup>1</sup>, Kaifeng Xu (United States)<sup>1</sup>, Paul Jackson (United States)<sup>1</sup>, August Ning (United States)<sup>1</sup>, Grigory Chirkov (United States)<sup>1</sup>, Marcelo Orenes-Vera (United States)<sup>1</sup>, Shady Agwa (United States)<sup>2</sup>, Jonathan Balkind (United States)<sup>3</sup>, Christopher Batten (United States)<sup>2</sup>, David Wentzlaff (United States)<sup>1</sup> (1. Princeton University, 2. Cornell University, 3. University of California, Santa Barbara)</li> </ul>	8am	<b>Data Converters II -</b> <b>Session 16: ADCs with Noise Shaping</b> <i>Salon F</i> Chaired by: Seung-Tak Ryu (Korea, Republic of) and Chia-Hung Chen (Taiwan)
		8am 8:05am	Introduction: ADCs with Noise Shaping » <u>Seung-Tak Ryu</u> (Korea, Republic of) <sup>1</sup> , Chia-Hung Chen (Taiwan) <sup>2</sup> (1. KAIST, 2. National Chiao Tung University) 16-1: (Invited) Weightings in Incremental ADCs: A Tutorial Review
8am	Wireless Transceivers and RF/mm-Wave Circuits and Systems III - Session 15: Frequency Generation, Clocking and Power Transfer Salon E Chaired by: Debo Chowdhury (United States) and Renzhi Liu (United States)	8:55am	<ul> <li>» Ruiqi Gao (Macao)<sup>1</sup>, Mingqiang Guo (Macao)<sup>1</sup>, <u>Sai-Weng Sin</u> (Macao)<sup>1</sup>, Liang Qi (China)<sup>2</sup>, Biao Wang (Macao)<sup>1</sup>, Guoxing Wang (China)<sup>2</sup>, R. P. Martins (Macao)<sup>1</sup> (1. University of Macau, 2. Shanghai Jiao Tong University)</li> <li>16-2: An ELDC-Free 2.78mW 20MHz-BW 75.5dB-SNDR 4th-Order</li> </ul>
8am	Introduction: Frequency Generation, Clocking and Power Transfer » <u>Debopriyo Chowdhury</u> (United States) <sup>1</sup> , Renzhi Liu (United States) <sup>2</sup> (1. Broadcom, 2. Intel)		CTSDM Facilitated by 2nd-Order CT NS-SAR and AC-Coupled Negative-R » <u>ZiXuan Xu</u> (Macao) <sup>1</sup> , Kai Xing (Macao) <sup>1</sup> , Yan Zhu (Macao) <sup>1</sup> , Chi-Hang Chan (Macao) <sup>1</sup> , R. P. Martins (Portugal) <sup>2</sup> (1. University of Macau, 2. Instituto Superior Tecnico/University of Lisboa)



Continuec	Continued from Tuesday, 25 April		15-4: An 86.5-105.6GHz LO Generator with Cascaded Implicit Frequency Quintupling and Tripling Achieving -107.7dBc/Hz Phase Noise and 191.2dBc/Hz FoM at 1MHz Offset
9:20am	<ul> <li>16-3: An 84dB-SNDR 1-0 Quasi-MASH NS SAR with LSB Repeating and 12-bit Bridge-Crossing Segmented CDAC</li> <li>» <u>Zihao liao</u> (China)<sup>1</sup>, Hongrui Luo (China)<sup>1</sup>, Jie Zhang (China)<sup>1</sup>, Xiaofei Wang (China)<sup>2</sup>, Liang Chen (China)<sup>3</sup>, Hong Zhang (China)<sup>1</sup> (1. Xi'an Jiaotong University, 2. Xi'an Jiaotong university, 3. Changzhou Power Supply Company, State Grid Jiangsu Electric Power Company)</li> </ul>	10:25am	<ul> <li>» <u>Hao Guo</u> (United States)<sup>1</sup>, Taiyun Chi (United States)<sup>1</sup> (1. Rice University)</li> <li>15-5: A 26GHz Fractional-N Charge-Pump PLL Based on A Dual-DTC-Assisted Time-Amplifying-Phase-Frequency Detector Achieving 37.1fs and 45.6fs rms Jitter for Integer-N and Fractional-N Channel</li> </ul>
9:45am	Break		» Xinlin Geng (China) <sup>1</sup> , <u>Zonglin Ye</u> (China) <sup>1</sup> , Yao Xiao (China) <sup>1</sup> , Qian Xie (China) <sup>1</sup> , Zheng Wang (China) <sup>1</sup> (1. University of Electronic Science and Technology of China)
9:45am	Break		
9:45am	Break	10:50am	15-6: A 21.8-41.6GHz Fractional-N Sub-Sampling PLL with Dividerless Unequal-REF-Delay Frequency-Locked Loop Achieving –246.9dB FoMj and –270.3dB FoMj,N
10am	Break		» <u>Wen Chen</u> (China) <sup>1</sup> , Yiyang Shu (China) <sup>1</sup> , Xun Luo (China) <sup>1</sup> (1. University of Electronic Science and Technology of China)
10am	Break	11:15am	15-7: A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital PLL Achieving -63.7dBc Fractional Spurs with 50MHz Reference
10am	Foundation of System Design I cont'd - Session 14: Heterogenous SoCs for Next-Gen Compute Applications Salon C Chaired by: Farhana Sheikh (United States) and Zhengya Zhang (United States) and Jaydeep P Kulkarni (United States)		» <u>Dingxin Xu</u> (Japan) <sup>1</sup> , Yuncheng Zhang (Japan) <sup>1</sup> , Hongye Huang (Japan) <sup>1</sup> , Zheng Sun (Japan) <sup>1</sup> , Bangan Liu (Japan) <sup>1</sup> , Ashbir Aviat Fadila (Japan) <sup>1</sup> , Junjun Qiu (Japan) <sup>1</sup> , Zezheng Liu (Japan) <sup>1</sup> , Wenqian Wang (Japan) <sup>1</sup> , Yuang Xiong (Japan) <sup>1</sup> , Waleed Madany (Japan) <sup>1</sup> , Atsushi Shirane (Japan) <sup>1</sup> , Kenichi Okada (Japan) <sup>1</sup> (1. Tokyo Institute of Technology)
10am	<ul> <li>14-4: (Invited) Open-Source AXI4 Adapters for Chiplet Architectures</li> <li>» <u>Nij Dorairaj</u> (United States)<sup>1</sup>, David Kehlet (United States)<sup>1</sup>, Farhana Sheikh (United States)<sup>2</sup>, Julie Zhang (United States)<sup>1</sup>, YunHui Huang (United States)<sup>1</sup>, Shawn Wang (United States)<sup>1</sup> (1. Intel Corporation, 2. Intel)</li> </ul>	10am	<b>Data Converters II cont'd -</b> <b>Session 16: ADCs with Noise Shaping</b> <i>Salon F</i> Chaired by: Seung-Tak Ryu (Korea, Republic of) and Chia-Hung Chen (Taiwan)
10am	Wireless Transceivers and RF/mm-Wave Circuits and Systems III cont'd - Session 15: Frequency Generation, Clocking and Power Transfer Salon E Chaired by: Debo Chowdhury (United States) and Renzhi Liu (United States)	10am	<b>16-4: A 243μW 97.4dB-DR 50kHz-BW Multi-Rate CT Zoom ADC with</b> <b>Inherent DAC Mismatch Tolerance</b> » <u>Junghyun Yoon</u> (Korea, Republic of) <sup>1</sup> , MoonHyung Jang (United States) <sup>2</sup> , Changuk Lee (United States) <sup>3</sup> , Youngcheol Chae (Korea, Republic of) <sup>1</sup> , Yong Lim (Korea, Republic of) <sup>4</sup> (1. Yonsei University, 2. Stanford University, 3. University of California, Berkeley, 4. Samsung Electronics)



Continued from Tuesday, 25 April		10:40am	17-2: A 69MHz-Bandwidth 40V/µs-Slew-rate 3nV/√Hz-Noise 4.5µV- Offset Chopper Operational Amplifier
10:25am	<b>16-5: An 81.2dB-SNDR Dual-Residue Pipeline ADC with a 2nd-Order</b> <b>Noise-Shaping Interpolating SAR ADC</b> » <u>Jae-Hyun Chung</u> (Korea, Republic of) <sup>1</sup> , Ye-Dam Kim (Korea, Republic of) <sup>1</sup> , Chang-Un Park (Korea, Republic of) <sup>1</sup> , Kun-Woo Park (Korea, Republic of) <sup>1</sup> , Min-Jae Seo (Korea, Republic of) <sup>2</sup> , Seung-Tak Ryu (Korea, Republic of) <sup>1</sup> (1. KAIST, 2. Gachon University)		» Yarallah Koolivand (Iran, Islamic Republic of) <sup>1</sup> , <u>Yasser Rezayean</u> (Denmark) <sup>2</sup> , Milad Zamani (Denmark) <sup>2</sup> , Meysam Akbari (Iran, Islamic Republic of) <sup>3</sup> , Omid Shoaei (Iran, Islamic Republic of) <sup>4</sup> , Kea-Tiong Tang (Taiwan) <sup>5</sup> , Farshad Moradi (Denmark) <sup>2</sup> (1. K. N. Toosi University of Technology, 2. Aarhus University, 3. University of Kurdistan, 4. University of Tehran, 5. National Tsing Hua University)
10:50am	16-6: Mixed-Order Correlated Dual-loop Sturdy MASH CT $\Delta\Sigma$	11:05am	17-3: A 92F2/bit Physically Unclonable Function Exploiting Channel Charge Injection and Mismatch Accumulation
	Modulator with Distributed Signal Feed-in and VCO quantizer » <u>xiaodong xu</u> (United States) <sup>1</sup> , Beomsoo Park (United States) <sup>1</sup> , Marino Guzman (United States) <sup>1</sup> , Nima Maghari (United States) <sup>2</sup> (1. University of Elorida 2. University of Elorida		» <u>Injune Yeo</u> (Korea, Republic of) <sup>1</sup> , Dong-Woo Jee (Korea, Republic of) <sup>2</sup> , Jae-sun Seo (United States) <sup>3</sup> (1. Chosun University, 2. Ajou University, 3. Arizona State University)
11:02am	of Florida, 2. Univeristy of Florida) 16-7: A 1-MHz-Bandwidth Continuous-Time Delta-Sigma ADC	10:10am	A-SSCC Best Student Papers Salon B
	Achieving >90dB SFDR and >80dB Antialiasing Using Reference- Switched Resistive Feedback DACs » <u>Sharvil Patil</u> (Canada) <sup>1</sup> , Raviteja Theertham (India) <sup>1</sup> , Hajime Shibata (Canada) <sup>1</sup> , Victor Kozlov (Canada) <sup>1</sup> , Asha Ganesan (Canada) <sup>1</sup> , Efram Burlingame (Canada) <sup>1</sup> , Zhao Li (Canada) <sup>1</sup> , Rama Thakar (United States) <sup>1</sup> , Qianqian Zhang (Canada) <sup>1</sup> , Yue Yin (United States) <sup>2</sup> , Aathreya Bhat (United States) <sup>3</sup> (1. Analog Devices, 2. Meta, 3. NVIDIA Corporation)	10:10am	A 110-120-GHz, 12.2% Efficiency, 16.2-dBm Output Power Multiplying Outphasing Transmitter in 22-nm FDSOI » <u>Jeff Shih-Chieh Chien</u> (United States) <sup>1</sup> (1. University of California, Santa Barbara)
10:10am	Analog Circuits and Techniques II -	10:30am	A 37-39GHz Phase and Amplitude Detection Circuit with 0.060 degree and 0.043dB RMS Errors for the Calibration of 5GNR Phased-Array Beamforming
	Session 17: Analog Techniques Salon A		» <u>Yudai Yamazaki</u> (Japan)¹ (1. Tokyo Institute of Technology)
	Chaired by: Mark Stefan Oude Alink (Netherlands) and Antonio Liscidini (Canada)	10:50am	A 20-MHz 2.3-mW Receiver and a 25-V Transmitter for Ultrasound Capsule Endoscopy
10:10am	Introduction: Analog Techniques		» <u>Kyeongwon Jeong</u> (Korea, Republic of) <sup>1</sup> (1. KAIST)
	» <u>Mark Oude Alink</u> (Netherlands) <sup>1</sup> , Antonio Liscidini (Canada) <sup>2</sup> (1. University of Twente, 2. University of Toronto)	11:10am	A 0.56V/0.8V Vision Sensor with Temporal Contrast Pixel and Column-Parallel Local Binary Pattern Extraction for Dynamic Depth Sensing Using Stereo Vision
10:15am	17-1: A 0.69-Noise-Efficiency-Factor 4x-Current-Reuse Dynamic Comparator with A Stacking FIA		» <u>Min-Yang Chiu</u> (Taiwan) <sup>1</sup> (1. National Tsing Hua University)
	» <u>Haoyu Zhuang</u> (China) <sup>1</sup> , Nan Sun (China) <sup>2</sup> , Yirui Cao (China) <sup>1</sup> , Linzhi Tao (China) <sup>1</sup> , Qiang Li (China) <sup>1</sup> (1. University of Electronic Science and Technology of China, 2. Tsinghua University)	11:30am	A 0.95pJ/b 5.12Gb/s/pin Charge-Recycling IOs with 47% Energy Reduction for Big Data Applications » <u>Han Wu</u> (Singapore) <sup>1</sup> (1. National University of Singapore)



Continued from Tuesday, 25 April		2:40pm	19-3: A High-Order-Temperature-Compensated 328kHz On-Chip RC Timer Using Time-Interleaved Resistors Achieving 1.5pJ/Cycle and
12pm	<b>Session 18: Keynote Luncheon</b> Salon D		<b>5.86ppm/°C</b> » <u>Jiawei Liao</u> (Switzerland) <sup>1</sup> , Hesam Omdeh Ghiasi (Switzerland) <sup>1</sup> , Giorgio Cristiano (Switzerland) <sup>1</sup> , Taekwang Jang (Switzerland) <sup>1</sup> (1. ETH Zürich)
12pm	<b>Terahertz CMOS Going Anywhere?</b> » <u>Kenneth O</u> (United States) <sup>1</sup> (1. Professor - Electrical Engineering, Texas Instruments Distinguished University Chair)	3:05pm	<b>19-4: A 16GHz 33fs rms Integrated Jitter FLL-less Gear Shifting</b> <b>Reference Sampling PLL</b> » Jusung Lee (Korea, Republic of) <sup>1</sup> , Youngwoo Jo (Korea, Republic of) <sup>1</sup> ,
1:45pm	Analog Circuits and Techniques III - Session 19: Timing Circuits		Wonsik Yu (Korea, Republic of)¹, WooSeok Kim (Korea, Republic of)¹, Michael Choi (Korea, Republic of)¹, Sanghune Park (Korea, Republic of)¹, Jongshin Shin (Korea, Republic of)¹ (1. Samsung Electronics)
	<i>Salon A</i> Chaired by: Antonio Liscidini (Canada) and Hiroki Ishikuro (Japan)	1:45pm	Digital Circuits, SoCs, and Systems III - Session 20: Machine Learning
1:45pm	<b>Introduction: Timing Circuits</b> » <u>Antonio Liscidini</u> (Canada) <sup>1</sup> , Hiroki Ishikuro (Japan) <sup>2</sup> (1. University of Toronto, 2. Keio University)		<i>Salon B</i> Chaired by: Ningyuan Cao (United States) and Behnam Amelifard (United States)
1:50pm	19-1: A 0.012mm2 36.41kHz Temperature-Insensitive Current- Reuse Ring Oscillator Achieving 0.077%/V Line Sensitivity across a 1.3V-to-3.7V Unregulated Supply	1:45pm	Introduction: Machine Learning » <u>Ningyuan Cao</u> (United States) <sup>1</sup> , Behnam Amelifard (United States) <sup>2</sup> (1. University of Notre Dame, 2. Qualcomm)
	» <u>Zhicheng Dong</u> (China) <sup>1</sup> , Shubin Liu (China) <sup>1</sup> , Xiaoteng Zhao (China) <sup>1</sup> , Baotian Hao (China) <sup>2</sup> , Hongzhi Liang (China) <sup>1</sup> , Haolin Han (China) <sup>1</sup> , Menghao Wang (China) <sup>1</sup> , Weijie Han (United States) <sup>3</sup> , Zhangming Zhu (China) <sup>1</sup> (1. Xidian University, 2. legendsemi, 3. University of Texas at Dallas)	1:50pm	20-1: Al Processor with Sparsity-adaptive Real-time Dynamic Frequency Modulation for Convolutional Neural Networks and Transformers » Yugandhar Khodke (United States) <sup>1</sup> , Sadhana Shanmugasundaram
2:15pm			(United States) <sup>1</sup> , Yidong Li (United States) <sup>1</sup> , Mingu Kang (United States) <sup>2</sup> (1. University of California san diego, 2. University of california, san diego)
2:15pm	<ul> <li>19-2: A 0.9V 2MHz 6.4x-Slope-Boosted Quadrature-Phase Relaxation Oscillator with 164.2dBc/Hz FoM and 62.5ppm Period Jitter in 0.18µm CMOS</li> <li>» <u>Hoyong Seong</u> (Korea, Republic of)<sup>1</sup>, Donghyun Youn (Korea, Republic of)<sup>1</sup>, Injun Choi (Korea, Republic of)<sup>1</sup>, Junghyup Lee (Korea, Republic of)</li> <li><sup>2</sup>, Sohmyung Ha (United Arab Emirates)<sup>3</sup>, Minkyu Je (Korea, Republic of)<sup>1</sup> (1. KAIST, 2. DGIST, 3. New York University Abu Dhabi)</li> </ul>	2:15pm	20-2: A 608nW Near-Microphone Keyword-Spotting Chip Using Real-Point Serial FFT-Based MFCC and Temporal Depthwise Separable CNN in 28nm CMOS » <u>Cai Li</u> (China) <sup>1</sup> , Haochang Zhi (China) <sup>1</sup> , Long Chen (China) <sup>1</sup> , Kaiyue Yang (China) <sup>1</sup> , Junyi Qian (China) <sup>1</sup> , Zhihao Yan (China) <sup>1</sup> , Lixuan Zhu (China) <sup>1</sup> , Weiwei Shan (China) <sup>1</sup> (1. Southeast University)



Continued from <b>Tuesday, 25 April</b>		3:05pm	21-3: A Memristor-Based Analog Accelerator for Solving Quadratic Programming Problems
2:40pm	20-3: (Invited) AI SoC Design Challenges in the Foundation Model Era » <u>Zhengyu Chen</u> (United States) <sup>1</sup> , Dawei Huang (United States) <sup>1</sup> , Mingran Wang (United States) <sup>1</sup> , Bowen Yang (United States) <sup>1</sup> , Jinuk Luke Shin (United States) <sup>1</sup> , Changran Hu (United States) <sup>1</sup> , Bo Li (United States) <sup>1</sup> , Raghu Prabhakar (United States) <sup>1</sup> , Gao Deng (United States) <sup>1</sup> , Yongning Sheng (United States) <sup>1</sup> , Sihua Fu (United States) <sup>1</sup> , Lu Yuan	× <u> </u> Pa (U St Ju N≸	» <u>Hsiang-Chun Cheng</u> (United States) <sup>1</sup> , Shiyu Su (Canada) <sup>2</sup> , Mayank Palaria (United States) <sup>1</sup> , Qiaochu Zhang (United States) <sup>1</sup> , Ce Yang (United States) <sup>1</sup> , Sushmit Hossain (United States) <sup>1</sup> , Ryan Bena (United States) <sup>1</sup> , Buyun Chen (United States) <sup>1</sup> , Zerui Liu (United States) <sup>1</sup> , Juzheng Liu (United States) <sup>1</sup> , Rezwan Rasul (United States) <sup>1</sup> , Quan Nguyen (United States) <sup>1</sup> , Wei Wu (United States) <sup>1</sup> , Mike Chen (United States) <sup>1</sup> (1. University of Southern California, 2. University of Waterloo)
	(United States) <sup>1</sup> , Tian Zhao (United States) <sup>1</sup> , Yun Du (United States) <sup>1</sup> , Jun Yang (United States) <sup>1</sup> , Chen Liu (United States) <sup>1</sup> , Viren Shah (United States) <sup>1</sup> , Venkat Srinivasan (United States) <sup>1</sup> , Sumti Jairath (United States) <sup>1</sup> (1. SambaNova Systems)	1:45pm	<b>Session 22: Panel: It's 2023. Where are our self-driving cars?</b> <i>Salon E</i> Chaired by: Tolga Dinc (United States)
1:45pm	<b>Session 21: Mixed-Signal Foundational IPs for Emerging Systems</b> <i>Salon C</i> Chaired by: Siddharth Joshi (United States) and Xuan (Silvia) Zhang (United States) and Jing (Jane) Li (United States)	1:45pm	Emerging Technologies, Systems, and Applications II - Session 23: Advances in Low-power, High-performance Sensor Interfaces Salon F
1:45pm	Introduction: Mixed-Signal Foundational IPs for Emerging Systems		Chaired by: Chul Kim (Korea, Republic of) and Constantine Sideris (United States)
Jing (Jane) Li (United States) <sup>3</sup> (1	» <u>Siddharth Joshi</u> (United States) <sup>1</sup> , Xuan (Silvia) Zhang (United States) <sup>2</sup> , Jing (Jane) Li (United States) <sup>3</sup> (1. University of Notre Dame, 2. Washington University in St. Louis, 3. University of Pennsylvania)	1:45pm	Introduction: Advances in Low-power, High-performance Sensor Interfaces
1:50pm	21-1: (Best Invited Paper Candidate) Silicon Process Technology Constraints for Vertical Die-to-Die Interconnects		» <u>Chul Kim</u> (Korea, Republic of) <sup>1</sup> , Constantine Sideris (United States) <sup>2</sup> (1. KAIST, 2. University of Southern California)
	» <u>Harrison Liew</u> (United States) <sup>1</sup> , Farhana Sheikh (United States) <sup>1</sup> , David Kehlet (United States) <sup>1</sup> , Borivoje Nikolić (United States) <sup>2</sup> (1. Intel, 2. University of California, Berkeley)	1:50pm	23-1: A CMOS BD-BCI Incorporating Stimulation with Dual-Mode Charge Balancing and Time-Domain Pipelined Recording » <u>Haoran Pu</u> (United States) <sup>1</sup> , Ahmad Reza Danesh (United States) <sup>1</sup> ,
2:40pm	21-2: A 12-ADC 25-Core Smart MPSoC Using ABB in 22FDX for 77GHz MIMO Radars at 52.6mW Average Power		Mahyar Safiallah (United States)¹, Jeffrey Lim (United States)¹, An H. Do (United States)¹, Zoran Nenadic (United States)¹, Payam Heydari (United States)¹ (1. University of California, Irvine)
	» <u>Hector Andres Gonzalez Diaz</u> (Germany) <sup>1</sup> , Bernhard Vogginger (Germany) <sup>1</sup> , Chen Liu (Germany) <sup>1</sup> , Marco Stolba (Germany) <sup>1</sup> , Florian Kelber (Germany) <sup>1</sup> , Heiner Bauer (Germany) <sup>1</sup> , Stefan Hänzsche (Germany) <sup>1</sup> , Stefan Scholze (Germany) <sup>1</sup> , Marc Berthel (Germany) <sup>1</sup> , Tim Rosmeisl (Germany) <sup>1</sup> , Liyuan Guo (Germany) <sup>1</sup> , Dennis Walter (Germany) <sup>1</sup> , Piash Das (Germany) <sup>1</sup> , Khaleelulla Khan Nazeer (Germany) <sup>1</sup> , Tilo Schubert (Germany) <sup>1</sup> , Sebastian Höppner (Germany) <sup>1</sup> , Christian Mayr (Germany) <sup>1</sup> (1. Technische Universität Dresden)	2:15pm	<b>23-2: A 1.8V 16μA 136.5dB DR PPG/NIRS Recording IC using Noise Shaping Triple Slope Light to Digital Converter</b> » <u>Mengyu Li</u> (China) <sup>1</sup> , Shuang Song (China) <sup>1</sup> , Dehong Wang (China) <sup>1</sup> , Feijun Zheng (China) <sup>1</sup> , Tian Yang (China) <sup>1</sup> , Yalong Wan (China) <sup>1</sup> , Kai Huang (China) <sup>1</sup> , Zhichao Tan (China) <sup>1</sup> , Menglian Zhao (China) <sup>1</sup> (1. Zhejiang University)



Continued from <b>Tuesday, 25 April</b>		4:10pm	19-6: (Best Student Paper Candidate) A 2.6GHz ΔΣ Fractional-N Bang-Bang PLL with FIR-Embedded Injection-Locking Phase- Domain Low-Pass Filter
2:40pm	Efficiency Stacked-Switched-Capacitor Stimulation System with Level-Adaptive Switching Control and Rapid Stimulus-		» <u>Liqun Feng</u> (China) <sup>1</sup> , Woogeun Rhee (China) <sup>1</sup> , Zhihua Wang (China) <sup>1</sup> (1. Tsinghua University)
	<b>Synchronized Charge Balancing</b> » <u>Minju Park</u> (Korea, Republic of) <sup>1</sup> , Kyeongho Eom (Korea, Republic of) <sup>1</sup> , Han-Sol Lee (Korea, Republic of) <sup>1</sup> , Seung-Beom Ku (Korea, Republic of) <sup>1</sup> , Hyung-Min Lee (Korea, Republic of) <sup>1</sup> (1. Korea University)	3:45pm	<b>Digital Circuits, SoCs, and Systems III cont'd -</b> <b>Session 20: Machine Learning</b> <i>Salon B</i> Chaired by: Behnam Amelifard (United States) and Ningyuan Cao (United
3:05pm	23-4: (Best Regular Paper Candidate) A 4 kHz, 25 μg/√Hz, 3-Axis MEMS Accelerometer ASIC Using Beyond-Resonant-Frequency		States)
<b>Sensing</b> » <u>James Lin</u> (United States) <sup>1</sup> , Long Pham (U (United States) <sup>1</sup> , A Gutmann (United States	Sensing » <u>James Lin</u> (United States) <sup>1</sup> , Long Pham (United States) <sup>1</sup> , Ran Tao (United States) <sup>1</sup> , A Gutmann (United States) <sup>1</sup> , Shanglin Guo (United States) <sup>1</sup> , Adam Cywar (United States) <sup>1</sup> , Adam Spirer (United States) <sup>1</sup> ,	3:45pm	20-4: A 28nm 1.07TFLOPS/mm <sup>2</sup> Dynamic-Precision Training Processor with Online Dynamic Execution and Multi-Level-Aligned Block-FP Processing
	Johan Mansson (United States) <sup>1</sup> , Khiem Nguyen (United States) <sup>1</sup> (1. Analog Devices)		» Yixiong Yang (China) <sup>1</sup> , <u>Ruoyang Liu</u> (China) <sup>1</sup> , Chenhan Wei (China) <sup>1</sup> , Wenxun Wang (China) <sup>1</sup> , Wenyu Sun (China) <sup>1</sup> , Jinshan Yue (China) <sup>2</sup> , Huazhong Yang (China) <sup>1</sup> , Yongpan Liu (China) <sup>1</sup> (1. Tsinghua University, 2. Institute of Microelectronics, Chinese Acadamy of Sciences)
3:30pm	Break		
3:30pm	Break	4:10pm	20-5: A 22nm 0.43pJ/SOP Sparsity-Aware In-Memory Neuromorphic Computing System with Hybrid Spiking and Artificial Neural Network and Configurable Topology
3:30pm	Break		» <u>Ying Liu</u> (China) <sup>1</sup> , Zhiyuan Chen (China) <sup>1</sup> , Zhixuan Wang (China) <sup>1</sup> , Wentao Zhao (China) <sup>1</sup> , Wei He (China) <sup>1</sup> , Jianfen Zhu (China) <sup>2</sup> , Tianyu Jia (China) <sup>1</sup> , Qijun Wang (China) <sup>2</sup> , Ning Zhang (China) <sup>2</sup> , Yufei Ma (China) <sup>1</sup> , Le
3:30pm	Break		Ye (China) <sup>1</sup> , Ru Huang (China) <sup>1</sup> (1. Peking University, 2. Nano Core Chip Electronic Technology)
3:45pm	Analog Circuits and Techniques III cont'd - Session 19: Timing Circuits Salon A Chaired by: Antonio Liscidini (Canada) and Hiroki Ishikuro (Japan)	4:35pm	Workload Allocation and Heat Map Compression/Pruning » Junsoo Kim (Korea, Republic of) <sup>1</sup> , Geonwoo Ko (Korea, Republic of) <sup>1</sup> ,
3:45pm	19-5: A 100 MHz-Reference, 10.3-to-11.1 GHz Quadrature PLL with 33.7-fsrms Jitter and -83.9 dBc Reference Spur Level using a -130.8		Ji-Hoon Kim (Korea, Republic of) <sup>1</sup> , Changha Lee (Korea, Republic of) <sup>1</sup> , Taewoo Kim (Korea, Republic of) <sup>1</sup> , Chan-Hyun Youn (Korea, Republic of) <sup>1</sup> , Joo-Young Kim (Korea, Republic of) <sup>1</sup> (1. KAIST)
<b>in 65nm CMC</b> » Shiwei Zhan	Bc/Hz Phase Noise at 1MHz offset Folded Series-Resonance VCO 65nm CMOS Shiwei Zhang (China) <sup>1</sup> , Wei Deng (China) <sup>1</sup> , Haikun lia (China) <sup>1</sup> ,	3:45pm	Session 21: Mixed-Signal Foundational IPs for Emerging Systems Salon C
	Hongzhuo Liu (China) <sup>1</sup> , Shiyan Sun (China) <sup>1</sup> , Pingda Guan (China) <sup>1</sup> , Baoyong Chi (China) <sup>1</sup> (1. Tsinghua University)		Chaired by: Siddharth Joshi (United States) and Xuan (Silvia) Zhang (United States) and Jing (Jane) Li (United States)



Continued	d from <b>Tuesday, 25 April</b>	5:30pm	CICC Conference Reception River Terrace and Patio
3:45pm	<b>21-4: (Invited) Cryogenic CMOS: design considerations for future quantum computing systems</b> » <u>Rajiv Joshi</u> (United States) <sup>1</sup> , Sudipto Chakraborty (United States) <sup>1</sup> (1. IBM T. J. Watson Research Center)	Wedr	n <b>esday,</b> 26 April
3:45pm	Emerging Technologies, Systems, and Applications II cont'd - Session 23: Advances in Low-power, High-performance Sensor Interfaces	8am	<b>Session 24: Keynote Session</b> Salon C
	<i>Salon F</i> Chaired by: Constantine Sideris (United States) and Chul Kim (Korea, Republic of)	8am	<b>TBD</b> » <u>Billy Dally</u> (United States) <sup>1</sup> (1. Chief Scientist, NVIDIA)
3:45pm	23-5: (Best Student Paper Candidate) A Monolithic 3D Magnetic Sensor in 65nm CMOS with <10µTrms Noise and 14.8µW Power		<u> </u>
	» <u>Saransh Sharma</u> (United States) <sup>1</sup> , Hayward Melton (United States) <sup>1</sup> , Liliana Edmonds (United States) <sup>2</sup> , Olivia Addington (United States) <sup>1</sup> , Mikhail Shapiro (United States) <sup>1</sup> , Azita Emami (United States) <sup>1</sup> (1. California Institute of Technology, 2. Massachusetts Institute of Technology)	8:50am	Coffee Break
		9am	Session 25: Panel: Improving ASIC Productivity Salon A
23-6: A 44V Driver Array for Ultrasonic Haptic Feedback in Display Compatible Thin-Film Low Temperature Poly-Silicon » <u>Ionas Pelgrims</u> (Belgium) <sup>1</sup> , Kris Myny (Belgium) <sup>2</sup> , Wim Dehaene (Belgium) <sup>1</sup> (1. MICAS, ESAT, KU Leuven, 2. COSIC diepenbeek, ESAT, KU	9am	Chaired by: Yingyan Lin (United States) Session 26: Forum: Standardizing Chiplet Design Salon B	
	Leuven)	9am	Wireline and Optical Communications Circuits and Systems I -
4:35pm	<ul> <li>23-7: A 2.67GΩ 454nVrms 14.9µW Dry-Electrode Enabled ECG-on-Chip with Arrhythmia Detection</li> <li>» Xinzi Xu (China)<sup>1</sup>, Yanxing Suo (China)<sup>1</sup>, Peiyi Zhou (China)<sup>1</sup>, Xiao Han (China)<sup>1</sup>, Qiao Cai (China)<sup>1</sup>, Guoxing Wang (China)<sup>1</sup>, Yong Lian (China)<sup>1</sup>, Yang Zhao (China)<sup>1</sup> (1. Shanghai Jiao Tong University)</li> </ul>		Session 27: Advanced Techniques for Wireline Communications Salon C Chaired by: Tzu-Chien Hsueh (United States) and Zhipeng Li (United States)
5pm	<b>23-8: A Wireless Implantable Opto-Electro Neural Interface ASIC</b> <b>for Simultaneous Neural Recording and Stimulation</b> » <u>Linran Zhao</u> (United States) <sup>1</sup> , Raymond Stephany (United States) <sup>1</sup> , Yan	9am	Introduction: Advanced Techniques for Wireline Communication » <u>Tzu-Chien Hsueh</u> (United States) <sup>1</sup> , Zhipeng Li (United States) <sup>2</sup> (1.
	Gong (United States) <sup>2</sup> , Wei Shi (United States) <sup>1</sup> , Wen Li (United States) <sup>2</sup> , Yaoyao Jia (United States) <sup>1</sup> (1. University of Texas at Austin, 2. Michigan State University)		University of California san diego, 2. Marvell)



Continued from Wednesday, 26 April		9am	Introduction: mm-Wave Transceiver and Front-end Building Blocks for Radar and Communication
9:05am	27-1: (Invited) Short to Medium-Reach Wireline Transceivers Using Single-Ended Signaling, Clock Forwarding, and Spatial Encoding for Die-to-Die Applications » Scott Huss (United States) <sup>1</sup> , Chris Moscone (United States) <sup>1</sup> , Mark Summers (United States) <sup>1</sup> , James Vandersand (United States) <sup>1</sup> , Kelvin McCollough (United States) <sup>1</sup> , Randall Smith (United States) <sup>1</sup> (1. Cadence Design Systems, Inc)	9:05am	<ul> <li>» <u>Yanjie Wang</u> (China)<sup>1</sup>, Ritesh Bhat (United States)<sup>2</sup> (1. South China University of Technology, 2. Intel)</li> <li>28-1: A 52-to-73GHz Tri-Coupled Transformer Based Noise-Self-Canceling and Gm-Boosting LNA with 3.78dB NF and 22.4dB Gain in 40nm CMOS</li> <li>» <u>liacong Ke</u> (China)<sup>1</sup>, Guangyin Feng (China)<sup>1</sup>, Yanjie Wang (Canada)<sup>1</sup> (1. South China University of Technology)</li> </ul>
9:30am	27-2: A 1.6pJ/b 65Gb/s Si-Dielectric-Waveguide based Multi-Mode Multi-Drop sub-THz Interconnect in 65nm CMOS » <u>Xuan Ding</u> (United States) <sup>1</sup> , Hai Yu (United States) <sup>1</sup> , Sajjad Sabbaghi (United States) <sup>1</sup> , Qun Jane Gu (United States) <sup>1</sup> (1. University of California Davis)	9:30am	28-2: A 52-67GHz Ultra-Compact Bi-directional Gate-switching Cascode Amplifier with Tri-coil Broadband Matching in 40-nm CMOS » <u>Haoyang Jia</u> (Ireland) <sup>1</sup> , Yanjie Wang (China) <sup>2</sup> , Anding Zhu (Ireland) <sup>1</sup> (1. University College Dublin, 2. South China University of Technology)
9:55am 10:20am	<ul> <li>27-3: A 0.99µs FFT-Based Fast-Locking, 0.82GHz-to-4.1GHz DPLL-Based Input-Jitter-Filtering Clock Driver with Wide-Range Mode-Switching 8-Shaped LC Oscillator for DRAM Interfaces</li> <li>» <u>Woosong lung</u> (Korea, Republic of)<sup>1</sup>, Hyojun Kim (Korea, Republic of)<sup>1</sup>, Yeonggeun Song (Korea, Republic of)<sup>1</sup>, Kwang-Hoon Lee (Korea, Republic of)<sup>1</sup>, Deog-Kyoon Jeong (Korea, Republic of)<sup>1</sup> (1. Seoul National University)</li> <li>27-4: (Best Regular Paper Candidate) A 3D-integrated 8λ x 32 Gbps/λ Silicon Photonic Microring-based DWDM Transmitter</li> </ul>	9:55am 10:20am	<ul> <li>28-3: A 38GHz Power-Combined Doherty PA Based on an Extended Rat-Race Coupler Achieving 27.5dBm Saturated Power and 15.0% Efficiency at 6dB Back-Off</li> <li>» Xiaohan Zhang (United States)<sup>1</sup>, Sensen Li (United States)<sup>2</sup>, Taiyun Chi (United States)<sup>1</sup> (1. Rice University, 2. University of Texas at Austin)</li> <li>28-4: An 8-Element 23-40 GHz Continuously Auto Link-Tracking Phased-Array Transceiver with Time Division Modulator Achieving Tys Tracking Time, 25.3% TX System Efficiency, 800MHz-64QAM Modulation for 5G NR</li> </ul>
	» <u>Cooper Levy</u> (United States) <sup>1</sup> , Zhe Xuan (United States) <sup>1</sup> , Duanni Huang (United States) <sup>1</sup> , Ranjeet Kumar (United States) <sup>1</sup> , Jahnavi Sharma (United States) <sup>1</sup> , Taehwan Kim (United States) <sup>1</sup> , Chaoxuan Ma (United States) <sup>1</sup> , Guan-Lin Su (United States) <sup>1</sup> , Songtao Liu (United		» <u>Zhixian Deng</u> (China) <sup>1</sup> , Bingzheng Yang (China) <sup>1</sup> , Wen Chen (China) <sup>1</sup> , Jie Zhou (China) <sup>1</sup> , Changxuan Han (China) <sup>1</sup> , Yifan Li (China) <sup>1</sup> , Yiyang Shu (China) <sup>1</sup> , Xun Luo (China) <sup>1</sup> (1. University of Electronic Science and Technology of China)
	States) <sup>1</sup> , Jinyong Kim (United States) <sup>1</sup> , Xinru Wu (United States) <sup>1</sup> , Ganesh Balamurugan (United States) <sup>1</sup> , Haisheng Rong (United States) <sup>1</sup> , James Jaussi (United States) <sup>1</sup> (1. Intel)	9am	Data Converters III - Session 29: Gigasample-Rate Data Converters Salon F
9am	Wireless Transceivers and RF/mm-Wave Circuits and Systems IV - Session 28: mm-Wave Transceiver and Front-end Building Blocks for		Chaired by: Martin Kinyua (United States) and Filip Tavernier (Belgium)
	<b>Radar and Communication</b> <i>Salon E</i> Chaired by: Yanjie Wang (China) and Ritesh Bhat (United States)	9am	<b>Introduction: Gigasample-Rate Data Converters</b> » <u>Martin Kinyua</u> (United States) <sup>1</sup> , Filip Tavernier (Belgium) <sup>2</sup> (1. TSMC, 2. Katholieke Universiteit Leuven)



Continued from Wednesday, 26 April		1:05pm	30-1: Power and EM SCA Resilience in 65nm AES-256 Exploiting Clock-Slew Dependent Variability in CMOS Digital Circuits
9:05am	29-1: A 12-bit 1GS/s Current-Steering DAC with Paired Current Source Switching Background Mismatch Calibration		» <u>Archisman Ghosh</u> (United States) <sup>1</sup> , Md. Abdur Rahman (United States) <sup>1</sup> , Debayan Das (United States) <sup>2</sup> , Santosh Ghosh (United States) <sup>2</sup> , Shreyas Sen (United States) <sup>1</sup> (1. Purdue University, 2. Intel)
	» <u>Chang-Un Park</u> (Korea, Republic of)¹, Jae-Hyun Chung (Korea, Republic of)¹, Seung-Tak Ryu (Korea, Republic of)¹ (1. KAIST)	1:30pm	30-2: A 166F2/bit 0.0136%-Native-BER Physically Unclonable Function Based on Gate-Overhang-Shortened Transistor
9:30am	29-2: A 12b 1GS/s ADC with Lightweight Input Buffer Distortion Background Calibration Achieving >75dB SFDR over PVT		» Haibiao Zuo (China)¹, Jiacheng Hao (China)¹, Jianlin Zhong (China)¹, <u>Xiaojin Zhao</u> (China)¹ (1. Shenzhen University)
	» <u>Xianghui Pan</u> (China) <sup>1</sup> , Buhui Rui* (China) <sup>1</sup> , Yuefeng Cao (China) <sup>1</sup> , Yan Zhu (China) <sup>1</sup> , Chi-Hang Chan (China) <sup>1</sup> , R. P. Martins (China) <sup>1</sup> (1. University of Macau)	1:55pm	30-3: A 100-Bit-Output Modeling Attack-Resistant SPN Strong PUF with Uniform and High-Randomness Response » <u>Kunyang Liu</u> (Japan) <sup>1</sup> , Yichen Tang (Japan) <sup>1</sup> , Shufan Xu (Japan) <sup>1</sup> , Ruilin
9:55am	29-3: A 2GS/s 8.5-Bit Time-Based ADC Using a Segmented Stochastic Flash TDC		Zhang (Japan) <sup>1</sup> , Hirofumi Shinohara (Japan) <sup>1</sup> (1. Waseda University)
	» <u>Shiyu Su</u> (Canada) <sup>1</sup> , Qiaochu Zhang (United States) <sup>2</sup> , Mike Chen (United States) <sup>2</sup> (1. University of Waterloo, 2. University of Southern California)	1pm	Session 31: Panel: Where is the balance between circuit and system- level innovation in our solid-state circuit conference? Salon B Chaired by: Mark Stefan Oude Alink (Netherlands)
10:20am	<b>29-4: A 0.009mm2, 6.5mW, 6.2b-ENOB 2.5GS/s Flash-and-VCO-Based</b> <b>Subranging ADC Using a Resistor-Ladder-Based Residue Shifter</b> » <u>leonghyun Lee</u> (Korea, Republic of) <sup>1</sup> , Yoonseo Cho (Korea, Republic of) <sup>1</sup> , Jintae Kim (Korea, Republic of) <sup>2</sup> , Jaehyouk Choi (Korea, Republic of) <sup>1</sup> (1. Korea Advanced Institute of Science and Technology, 2. Konkuk University)	1pm 1pm	Session 32: Panel: CHIPS Act and Future of Semiconductor Innovation Salon C Chaired by: Tod Dickson (United States) Power Management III -
1pm	<b>Digital Circuits, SoCs, and Systems IV -</b> <b>Session 30: Hardware Security</b> <i>Salon A</i> Chaired by: Shreyas Sen (United States) and Elkim Roa (United States)		Session 33: Energy Harvesting and Wireless/Isolated Power Converters Salon E Chaired by: Cheng Huang (United States) and Hyun-Sik Kim (Korea, Republic of)
1pm	<b>Introduction: Hardware Security</b> » <u>Shreyas Sen</u> (United States) <sup>1</sup> , Elkim Roa (United States) <sup>2</sup> (1. Purdue University, 2. Global Foundries)	1pm	Introduction: Energy Harvesting and Wireless/Isolated Power Converters » <u>Hyun-Sik Kim</u> (Korea, Republic of) <sup>1</sup> , Cheng Huang (United States) <sup>2</sup> (1. KAIST, 2. Iowa State University)



Continued from Wednesday, 26 April		1pm	Introduction: SAR-based Gigasample-rate ADCs » <u>Martin Kinyua</u> (United States) <sup>1</sup> , Filip Tavernier (Belgium) <sup>2</sup> (1. TSMC, 2.
1:05pm	<b>33-1: A Self-Bias-flip Piezoelectric Energy Harvester Array without External Energy Reservoirs achieving 488% Improvement with 4-Ratio Switched-PEH DC-DC Converter</b> » <u>Zhen Li</u> (China) <sup>1</sup> , Zhiyuan Chen (China) <sup>1</sup> , Man-Kay Law (Macao) <sup>2</sup> , Sijun Du (Netherlands) <sup>3</sup> , Xu Cheng (China) <sup>1</sup> , Xiaoyang Zeng (China) <sup>1</sup> , Jun Han (China) <sup>1</sup> (1. Fudan University, 2. University of Macau, 3. Delft University of Technology)	1:05pm 1:30pm	<ul> <li>Katholieke Universiteit Leuven)</li> <li>34-1: A 7GHz ERBW 1.1GS/s 6-bit PVT Tolerant Asynchronous CI-SAR with only 8.5fF Input Capacitance</li> <li>» Jongho Kim (Korea, Republic of)<sup>1</sup>, Gyuchan Cho (Korea, Republic of)<sup>1</sup>, Jintae Kim (Korea, Republic of)<sup>1</sup> (1. Konkuk University, Seoul)</li> <li>34-2: A 6-Bit 10-GS/s 17.6-mW CMOS ADC with 0.8-V Supply</li> <li>» Matias Jara (United States)<sup>1</sup>, Behzad Razavi (United States)<sup>1</sup> (1.</li> </ul>
1:30pm	<ul> <li>33-2: (Best Student Paper Candidate) SLiMO: A 61.8% Efficiency Single-Link Multiple-Output Isolated DC-DC Converter Using Low-Cost FPC Micro-Transformer with Local Voltage and Global Power Regulation</li> <li>» Jianqiang Jiang (United States)<sup>1</sup>, Junyao Tang (United States)<sup>1</sup>, Lei Zhao (United States)<sup>1</sup>, Chenchang Zhan (China)<sup>2</sup>, Cheng Huang (United States)<sup>1</sup> (1. Iowa State University, 2. Southern University of Science and Technology)</li> </ul>	1:42pm	<ul> <li>» <u>Matuas Jara</u> (Onited States) , Benzad Razavi (Onited States) (1. University of California, Los Angeles)</li> <li>34-3: A 12b 1.5GS/s Single-Channel Pipelined SAR ADC with a Pipelined Residue Amplification Stage</li> <li>» Yi Shen (China)<sup>1</sup>, Shubin Liu (China)<sup>1</sup>, Yue Cao (China)<sup>1</sup>, Haolin Han (China)<sup>1</sup>, Hongzhi Liang (China)<sup>1</sup>, <u>Zhicheng Dong</u> (China)<sup>1</sup>, Dengquan Li (China)<sup>1</sup>, Ruixue Ding (China)<sup>1</sup>, Zhangming Zhu (China)<sup>1</sup> (1. Xidian University)</li> </ul>
1:55pm	33-3: A 0.24mm2 Bridge-less Hybrid SSHI Interface Circuit for Piezoelectric Energy Harvesting with a Wide Load Range and Up to 1620% Power-Extraction Improvement » Chuhui Wang (China) <sup>1</sup> , Dingxuan Zhang (China) <sup>1</sup> , Jianping Guo	2:07pm	34-4: A 7.9-ENOB 1.5GS/s Common-Mode and Temperature Insensitive Pipelined-SAR ADC with an On-Chip Temperature- Sensor-Based Stage-Gain Compensation » <u>Hwankyu Song</u> (Korea, Republic of) <sup>1</sup> , Gyuchan Cho (Korea, Republic of) <sup>1</sup> , Jintae Kim (Korea, Republic of) <sup>1</sup> (1. Konkuk University, Seoul)
2:20pm	(China) <sup>1</sup> (1. Sun Yat-sen University)	3pm	Best Paper Poster Session & Closing and Awards Ceremony Salon C
2.20011	<ul> <li>33-4: A 13.56MHz Fully Integrated 91.8% Efficiency Single-Stage Dual-Output Regulating Voltage Doubler for Biomedical Wireless Power Transfer</li> <li>» <u>Tianqi Lu</u> (Netherlands)<sup>1</sup>, Zu-yao Chang (Netherlands)<sup>1</sup>, Junmin Jiang (China)<sup>2</sup>, Kofi A. A. Makinwa (Netherlands)<sup>1</sup>, Sijun Du (Netherlands)<sup>1</sup> (1. Delft University of Technology, 2. Southern University of Science and Technology)</li> </ul>		
1pm	<b>Data Converters IV -</b> <b>Session 34: SAR-based Gigasample-rate ADCs</b> <i>Sαlon F</i> Chaired by: Martin Kinyua (United States) and Filip Tavernier (Belgium)		