

# **A Voltage Doubling Passive Rectifier/Regulator Circuit for Biomedical Implants**

Edward K.F. Lee

**Alfred Mann Foundation**

25134 Rye Canyon Loop, Suite 200, Santa Clarita, CA


[edl@aemf.org](mailto:edl@aemf.org)

# Outline


- Motivation
- Review of previous works
- Proposed passive rectifier/regulator technique
- Voltage doubling passive rectifier/regulator circuit
- Implementation and experimental results
- Summary and conclusion

# Motivation

- Transcutaneous power transmission commonly used to power biomedical implants wirelessly
- Power transmitted from  $L_P$  to  $L_S$  inductively
- DC supplies provided by power efficient PMU




# Conventional PMU Approach





- Passive or active rectifier followed by linear regulator
- Min. peak  $V_{AC} \rightarrow \min[V_{ACP}] = V_O + V_{DO} + V_D$
- $V_{DO}$ : Regulator dropout voltage
- $V_D$ : Voltage drop on rectifier
- Limited power & voltage conversion eff. to 65 – 80%

# Active Rectifier/Regulator in [6]



- Combine PFETs in rectifier & regulator → **rectulator**
- For  $V_{AC} > V_O$ ,  $A_E$  drives  $M_S$  to have  $V_O = (1 + R_1/R_2) \cdot V_{ref}$
- For  $V_{AC} < V_O$ ,  $M_S$  is off → no current flow b/w  $V_{AC}$  &  $V_O$
- Improve power & voltage conversion eff. ( $\eta_P$  &  $R_V$ )
- Input frequency ( $f_{AC}$ ) limited by delay of  $CO_1$

# Proposed *Passive Rectifier/Regulator (I)*




- Combine passive rectifier into regulator → ***prectulator***
- $M_{PR}$  also used as passive rectifier **w/o using comparator**
- $V_B > V_O - V_{Di}$  &  $V_{ACP} - V_{Di}$ , ( $V_{Di}$  = parasitic diode drop)
- $I_O > 0$  for  $V_{AC} > V_G + |V_{TP}|$
- $V_O$  regulated to  $(1+R_1/R_2) \cdot V_{ref}$  by  $A_E$  thru controlling  $I_O$

# Proposed *Passive* Rectifier/Regulator (II)


- Startup situation

- $M_{PR}$  on for  $\uparrow V_{AC}$  &  $V_G \sim 0V$
- But,  $V_O < (1+R_1/R_2) \cdot V_{ref}$   
 $\rightarrow A_E$  keeps  $V_G \sim 0V$
- $V_O > V_G + |V_{TP}| \rightarrow I_O$  flow back
- $V_O$  stuck at low value



- Overload situation


- Increase  $I_L \rightarrow V_G < V_O - |V_{TP}|$
- $I_O$  flow back to  $V_{AC}$
- Abrupt drop on  $V_O$  &  $\eta_P$




➤  $A_E$  needs to keep  $V_G > V_O - |V_{TP}|$

# Proposed *Passive Rectifier/Regulator* (III)


- Auxiliary rectifier designs with  $V_D < 0.65V$



Schottky diode



Bootstrapping [3]




Low  $V_T$  MOS



- Designed similar to regulator

$$g_m \text{ of } M_{PR} \sim \sqrt{\frac{2}{\pi} \mu_P C_{OX} \frac{W}{L} I_L \cos^{-1} \frac{V_O}{V_{ACP}}}$$

for  $V_O$  approaching  $V_{ACP}$



# Comparison w/ Conventional Rect.-Reg.




$$\eta_{rect-reg} = \frac{V_O}{V_{rect\_out}} = \frac{V_O}{V_{ACP}}$$

$$\eta_{prect} = \frac{V_O I_L}{\frac{1}{2\pi} \int_0^{2\pi} V_{ACP} \cos \theta \cdot I_O(\theta) d\theta}$$


$$\text{Improvement} = \frac{\eta_{prect} - \eta_{rect-reg}}{\eta_{rect-reg}}$$

# Different Preclerator Configurations


- Using both  $V_{AC}$  polarities
- Voltage doubling



- Multiple  $V_O$ 's can also be obtained using multiple  $A_E$ 's &  $M_{PR}$ 's




# Voltage doubling Prectulator Design




- $M_{T1}$  used for limiting  $V_{ACT}$  b/w  $\sim 0V$  &  $+V_{ACP}$
- $M_{B1}$  used for limiting  $V_{ACB}$  b/w  $\sim 0V$  &  $-V_{ACP}$
- Increase range of  $V_{AC}$
- $M_{T3}$  added for detecting overdriven situations
  - $I_{OVT} > 0$  for  $V_{GT2} < V_{OP} - |V_{TP}|$
- $M_{B3}$  added similarly
- $R_C$ 's &  $C_C$ 's added for freq. compensation

# Design of Amplifier $A_T$



- For startup or high  $I_L$  situations with  $V_{GT2} \sim V_{OP} - |V_{TP}|$  &  $I_{OVT} \sim I_{D22}$ ,  $M_{21}$  is off  $\rightarrow A_T$  not continue to drive  $V_{GT2}$  lower
- Prevent current flow back but  $V_O$  is no longer regulated

# Design of Amplifier $A_B$




- $V_{GB2} \sim V_{OM} + V_{TN}$  &  $I_{OVB} > 0$  for startup or high  $I_L$  situations
- $I_{OVB}$  mirrored to node X  $\rightarrow A_B$  no longer continues to drive  $V_{GB2}$  higher when  $I_{OVB} \sim I_{D43}$  with  $I_{D40} \sim I_{D34}$

# Die Photo & Layout





Die photo



Layout

- Process:  $0.18\mu\text{m}$  CMOS
- Active area:  $560 \times 200\mu\text{m}^2$
- Designed using 3.3V I/O devices
- Tested using  $50\Omega$  AC source w/  $10\Omega$  resistor for input power ( $P_{\text{in}}$ ) measurement
- Two  $1\mu\text{F}$  caps connected to  $V_{\text{OP}}$  &  $V_{\text{OM}}$



# Experimental Output Waveforms



- $f_{AC} = 15\text{MHz}$ ,  $P_L = 46.8\text{mW}$
- $\min[V_{ACP}] = 3.6V$
- $\eta_P @ \min[V_{ACP}] = 87.7\%$
- $R_V = V_{OC}/\min[V_{ACP}] = 1.67$



- $f_{AC} = 100\text{MHz}$ ,  $P_L = 8\text{mW}$
- $\min[V_{ACP}] = 2.1V$
- $R_V = 1.42$

# Measured $\eta_P$ & $R_V$ vs. $P_L$ @ $f_{AC} = 15\text{MHz}$



- $\max[\eta_P] \sim 87.7\%$  &  $\max[R_V] \sim 1.82$  at  $V_{OC} = 6\text{V}$
- $\eta_P > 80\%$  for  $P_L > 5\text{mW}$  &  $V_{OC} > 4\text{V}$
- At overload situation ( $V_{OC}$  dropped 0.1V from 4V),  $\eta_P$  only dropped  $< 0.13\%$  for  $P_L \sim 65\text{mW}$ 
  - No significant current flow back


# Measured $\eta_P$ & $R_V$ vs. $f_{AC}$



- $\eta_P > 93\%$  for  $f_{AC} \leq 1\text{MHz}$  &  $V_{OC} > 4\text{V}$
- $\max[\eta_P] @ 20\text{MHz} = 84.0\%$
- $R_V > 1.7$  for  $f_{AC} \leq 1\text{MHz}$ ;  $\max[R_V] = 1.71 @ f_{AC} = 15\text{MHz}$
- $\eta_P$  &  $R_V$  degraded at high  $f_{AC}$ 's due to  $M_{T1}$  &  $M_{B1}$  added for reducing voltage stress & increasing ranges of  $V_{ACP}$  &  $V_{OC}$


# Load Regulation & Startup

- Load Regulation




- $f_{AC} = 15\text{MHz}$
- $V_{ACP} = 3.2\text{V}$
- $\Delta V_{OC}/\Delta I_L = -1.9\text{mV/mA}$

- Startup




- $f_{AC} = 15\text{MHz}$
- $R_L$ 's @  $V_{OP}$  &  $V_{OM} = 820\Omega$
- Startup time  $< 145\mu\text{s}$

# AM Rejection & Input Regulation



- $\Delta V_{OC}/\Delta V_{ACP}$  vs.  $f_{AM}$



- $f_{AM} = 20\text{kHz}$  &  $f_{AC} = 15\text{MHz}$
- $2.8V < V_{ACP} < 4.8V$  with  $V_{OC} = 4V$
- $\Delta V_{OC}/\Delta V_{ACP} = -15.9\text{dB}$
- AM rejection limited by BWs of  $A_T$  &  $A_B$  @ high  $f_{AM}$ 's
- Input regulation =  $1.1\text{mV/V}$  for  $f_{AM} = \text{DC}$

# Performance Comparison

	[4]	[5]	[6]	This work
<b>Technology</b>	0.18 $\mu\text{m}$	0.35 $\mu\text{m}$	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$
<b>Output range (V)</b>	1.8	1.19 – 3.56	1.5 – 3.4	2.4 – 6.4
<b>Active area</b>	0.12mm <sup>2</sup>	0.186mm <sup>2</sup>	0.07mm <sup>2</sup>	0.112mm <sup>2</sup>
<b>max[P<sub>L</sub>]</b>	40mW <sup>A</sup>	24.8mW*	58.1mW	83.2mW
<b>f<sub>AC</sub> (MHz)</b>	13.56	13.56	0.5 – 15	0.2 – >20
<b>R<sub>V</sub></b>	1.5 <sup>B</sup>	0.79 – 0.93*	0.57 – 0.96	1.4 – 1.86
<b>max[<math>\eta_P</math>] (%) @ f<sub>AC</sub> (Hz)</b>	74.8 @ 13.56M	90.1* @ 13.56M	81.5 @ 15M	87.7 @ 15M 84.0 @ 20M
<b>Load regulation</b>	–	No	< 61 $\mu\text{V}/\text{mA}$	< 1.9mV/mA

\*rectifier only; <sup>A</sup>voltage doubler only; <sup>B</sup>including linear regulators

# Summary and Conclusion

- ***Prectulator*** combined passive rectifier into linear regulator
- Regulator output transistor used both for output voltage regulation as well as rectification
- High speed comparators not required to achieve high  $f_{AC}$
- Bulk voltage biased by low voltage drop auxiliary rectifier
- Gate voltage controlled by amp. for voltage regulation
- Startup & overload situations detected by other transistors that output currents to prevent amp. from overdriving
- Voltage doubling prectulator implemented in  $0.18\mu\text{m}$  CMOS process
  - Achieved  $\max[\eta_P] = 87.7\%$  &  $\max[R_V] = 1.71$  @ 15MHz