

# **A 2-24GHz 360° Full-Span Differential Vector Modulator Phase Rotator with Transformer-Based Poly-Phase Quadrature Network**

Tso-Wei Li, Jong Seok Park, and Hua Wang  
School of Electrical and Computer Engineering,  
Georgia Tech, Atlanta, GA 30332 USA



CICC – San Jose 28-30 September 2015

# Outline


---



- **Introduction**
- **Circuit Design and Simulation Results**
- **Measurement Results**
- **Conclusion**

# Introduction


Phased-arrays system have been widely used in radar and communication systems due to its inherent advantages.



- Signal-to-noise ratio (SNR) improvement ( $10\log N$ )
- High equivalent isotropic radiated power (EIRP)
- Beam forming/steering for spatial filtering

# Introduction

4-element-array Peak to Null Ratio (PNR) vs  $\sigma_{\text{mag\_error}}$  and  $\sigma_{\text{phase\_error}}$



➔ A high precision phase rotator is essential in the phased-array system.

# Introduction



## I/Q vector modulator phase rotator block diagram

- Full span phase shifting range ( $0^\circ$  to  $360^\circ$ )

- Wide bandwidth

- Signal amplification

- Compact chip area



- No fundamental tradeoff between insertion loss and phase shift range, unlike passive phase shifter

➡ The I/Q generation is critical part of the vector modulator phase rotator for the phase interpolation accuracy and bandwidth.

# Introduction

The I/Q generation schemes are evaluated by passive loss, I/Q magnitude/phase balance, bandwidth, and robustness to mismatches.

Key performance	Loss	I/Q amplitude/phase balance	Bandwidth	Robustness to mismatches	Loading Effect	Size
RCCR pairs	✗	✓	✗	✗	✗	✓
RCCR poly-phase network	✗	✓	✓	✓	✗	✓
Transformer	✓	✓	✗	✓	✓	✗
Folded transformer	✓	✓	✗	✓	✓	✓

➡ The bandwidth of transformer-based approach is often limited to 20%.

# Introduction

---



**In order to extend bandwidth, we employ fully differential transformer-based poly-phase network in vector modulator phase rotator to achieve first-ever a decade bandwidth.**

- Compact chip area (differential folded transformer)
- Low loss
- Robustness to process variation
- Over-a-decade bandwidth
- High precision I/Q magnitude/phase balance
- Input matching and robustness to loading effect

# Outline

---





- Introduction
- **Circuit Design and Simulation Results**
- Measurement Results
- Conclusion



# Circuit Design and Simulation Results


## Transformer-based quadrature hybrid



- Utilizing inductive and capacitive coupling.
  - CPL and THRU with an accurate 90° phase matching for wide bandwidth.
  - 1dB magnitude mismatch bandwidth is 26%.
- Magnitude mismatch is limiting factor and should be compensated for broad band operation.

# Circuit Design and Simulation Results


## Differential 8-port folded transformer-based quadrature hybrid



J. Park IMS 2015


# Circuit Design and Simulation Results

## The transformer-based poly-phase unit stage



The transformer-based poly-phase unit stage


J. Park IMS 2015



- Two signals (one from input I and the other from input Q) are combined at the output  
→ the I/Q magnitude mismatches at the inputs are suppressed at the outputs.
- Transformer-based quadrature hybrid A and B have differential relation with transformer-based quadrature hybrid D and C, respectively.

# Circuit Design and Simulation Results


## The transformer-based poly-phase unit stage



- The transformer poly-phase unit stage is implemented with two folded transformer-based quadrature hybrids.
- 100  $\Omega$  differential transmission line is employed for proper parallel in-phase power combining.

# Circuit Design and Simulation Results

## 3-stage transformer-based poly-phase network



3-stage transformer-based poly-phase network



- The differential quadrature signals are generated at 1<sup>st</sup> stage.

- The I/Q magnitude/phase mismatches are compensated by the transformer-based poly-phase unit stage at 2<sup>nd</sup> stage.

- The transformer-based poly-phase unit stage further suppresses the I/Q magnitude/phase mismatches at 3<sup>rd</sup> stage.

# Circuit Design and Simulation Results



## 3-stage transformer-based poly-phase network



- 3-stage transformer poly-phase network implemented with (a) singled-ended transformer-based quadrature hybrid and (b) folded transformer-based quadrature hybrid.

# Circuit Design and Simulation Results

## EM simulated magnitude/phase response of the 3-stage transformer poly-phase network




- The simulated best in-band insertion loss of 2dB (-6dB loss due to power splitting).
- I/Q magnitude mismatch  $\leq 3$ dB from 2.1GHz to 26.5GHz with maximum phase error of  $5^\circ$
- **It achieves world first decade bandwidth.**





# Circuit Design and Simulation Results

## 5-bit binary weighted Variable Gain Amplifiers (VGA)



$$I_{out} = A_0 \times I_0 + A_1 \times I_1 + A_2 \times I_2 + A_4 \times I_4 + A_8 \times I_8$$

- A common-gate (CG) topology provides broadband matching.
- The 5-bit binary weighted cells are employed as polarity selectors with CG differential cascode amplifier (x1, x2, x4, and x8) **for -15 to +15 relative weighting.**
- Additional x1 cell (half-bit) provides “+1” or “0” weighting.

## X1 unit cell in Variable Gain Amplifier (VGA)


The diagram shows a differential pair of NMOS transistors, M1 and M2, with their sources connected to a common source node S-. This node is biased by a current source I<sup>+</sup>/Q<sup>+</sup> and a tail current source I<sup>-</sup>/Q<sup>-</sup> connected to a common source node S-. The gates of M1 and M2 are connected to a common gate node S+. The drains of M1 and M2 are connected to a common drain node S-. The output currents I<sub>out</sub><sup>+</sup> and I<sub>out</sub><sup>-</sup> are taken from the drains of M1 and M2, respectively. The load impedances are 50ohm.

The diagram shows a differential pair of NMOS transistors, M1 and M2, with their sources connected to a common tail node. The gates of M1 and M2 are tied together and biased at  $V_b$ . The drains of M1 and M2 are connected to a load resistor  $R_L$  and a tail current source  $I_{tail}$ . The tail current source is implemented with a PMOS current mirror consisting of M3 and M4. The gates of M3 and M4 are tied together and biased at  $V_b$ . The sources of M3 and M4 are connected to a common source node. The drains of M3 and M4 are connected to the drains of M1 and M2, respectively. The output currents are  $I_{out+}$  and  $I_{out-}$ . The input signals are  $S+$  and  $S-$ . The tail current source is labeled  $I_{tail}$  and the load resistor is labeled  $R_L$ . The bias voltage is labeled  $V_b$ . The input signals are labeled  $S+$  and  $S-$ . The output currents are labeled  $I_{out+}$  and  $I_{out-}$ . The tail current source is labeled  $I_{tail}$  and the load resistor is labeled  $R_L$ . The bias voltage is labeled  $V_b$ . The input signals are labeled  $S+$  and  $S-$ . The output currents are labeled  $I_{out+}$  and  $I_{out-}$ .

- 18

# Circuit Design and Simulation Results


## Additional half-bit cell in the Variable Gain Amplifier (VGA)




- Additional x1 cell provides “+1” or “0” to achieve a normalized weighting range from +15 to -15 including the zero weighting.
- M2 and M3 are tied to DC supply.

# Circuit Design and Simulation Results


## VGA and 3-stage transformer-based poly-phase network interface



- I path ( $I+/I-$ ) has 3 parallel isolation 50Ω terminations.



- Q path ( $Q+/Q-$ ) has 2 parallel isolation 50Ω terminations.




In: input  
Cp: couple

Tr: through  
Is: isolation

# Circuit Design and Simulation Results

## Bias generation circuit for the I/Q VGAs



- The bias generation circuit ensures the identical biasing current between I/Q VGAs.

# Outline

---



➤ Introduction



➤ Circuit Design and Simulation Results

➤ **Measurement**

➤ Conclusion

# Measurement


## The chip microphotograph and measurement setup



- Standard 65nm CMOS process
- Compact chip size (1.8mm by 1.2mm)
- The size of the 3-stage transformer-based poly phase network is  $772\mu\text{m} \times 925\mu\text{m}$ .
- Phase rotator consumes 26.8mA from 2V and 13.4mA from 1.5V for open drain buffer

- A 4-port vector network analyzer for differential S-parameter measurement
- Off-chip DAC for digital programming
- Open drain buffer for measurement



## Measurement results



- Measured phase interpolation points on the normalized I/Q coordinates ( $31 \times 31 = 961$  points).
- High precision I/Q magnitude/phase balance and I-VGA/Q-VGA matching are achieved.
- Dense phase interpolation points are achieved.





## Measurement results



- Within 1.5dB amplitude variation, the phase rotator achieves 360-degree phase interpolation with max phase step of  $2.5^\circ$ .
- 3dB amplitude BW is from 2GHz to 20GHz.
- **It achieves world first phase rotator with an instantaneous one-decade bandwidth and  $360^\circ$  phase interpolation**


## Measurement results



- Quantization Phase Error (QPE) is defined as phase error between desired phase and interpolated phase.
- Within 1.5dB magnitude variation, our phase rotator achieves measured RMS phase quantization errors  $<1.22^\circ$  for  $360^\circ$  full-span interpolation from 2GHz to 24GHz.
- **One decade bandwidth and ultra-low RMS phase quantization errors are achieved simultaneously.**

# Measurement

## Measurement results



- Measured phase interpolation points with 45° steps at 4GHz, 10GHz, and 20GHz.
- Our unique advantage
  - 1) The same VGA code setting can achieve the target phase for all frequencies.
  - 2) No need tuning components, code compensation, or frequency-dependent lookup table

➡ One-code-for-all frequency solution

**Normalized amplitude and phases at 4GHz**

<b>Code (I,Q)</b>	<b>(14,0)</b>	<b>(10,10)</b>	<b>(0,14)</b>	<b>(-10,10)</b>	<b>(-14,0)</b>	<b>(-10,-10)</b>	<b>(0,-14)</b>	<b>(10,-10)</b>
Normalized amplitude	0.93	<b>0.92</b>	0.91	0.96	0.87	0.92	0.85	0.96
Phase (°)	0.2	<b>45.0</b>	90.7	135.6	179.2	225	271.8	315.9
Phase err. (°)	0.2	<b>0</b>	0.7	0.6	0.8	0	1.8	0.9

**Normalized amplitude and phases at 10GHz**



<b>Code (I,Q)</b>	<b>(14,0)</b>	<b>(10,10)</b>	<b>(0,14)</b>	<b>(-10,10)</b>	<b>(-14,0)</b>	<b>(-10,-10)</b>	<b>(0,-14)</b>	<b>(10,-10)</b>
Normalized amplitude	0.94	<b>0.98</b>	0.97	0.98	0.89	0.98	0.9	0.99
Phase (°)	0.66	<b>46.4</b>	89.3	134.8	180	227	270.8	315
Phase err. (°)	0.66	<b>1.4</b>	0.7	0.2	0	2	0.9	0

**Normalized amplitude and phases at 20GHz**

<b>Code (I,Q)</b>	<b>(14,0)</b>	<b>(10,10)</b>	<b>(0,14)</b>	<b>(-10,10)</b>	<b>(-14,0)</b>	<b>(-10,-10)</b>	<b>(0,-14)</b>	<b>(10,-10)</b>
Normalized amplitude	0.93	<b>0.97</b>	0.95	0.98	0.88	0.97	0.89	0.98
Phase (°)	0.4	<b>44.5</b>	87.3	134	178.2	225	271	314.9
Phase err. (°)	0.4	<b>0.5</b>	0.7	1	0.8	0	1	0.1

# Measurement

## Measurement results



- Measured normalized phase from 0.1GHz to 24GHz with constant I/Q control codes for phase interpolation with  $22.5^\circ$  step.
- I/Q VGA control codes are kept constant over the frequency and the intrinsic delay of the phase rotator is removed.
- Max phase error  $\leq 5^\circ$  for 3.1GHz-22.5GHz, achieving a broadband operation without any tuning components, code compensation, or frequency-dependent look-up tables.

# Comparison Table

	<b>K. Koh JSSC, 2007</b>	<b>J. Park RFIC, 2014</b>	<b>S. Sah TMTT, 2014</b>	<b>This Work</b>
Frequency range (GHz)	5-18 (1:3.6) 15-26 (1:1.73)	20-27 (1:1.35)	15-35 (1:2.3)	<b>2-24 (1:12)</b>
Resolution (bit)	8	10	8	<b>10</b>
RMS phase error (degree)	<10 6.5-13	<2	<6.38	<b>&lt;1.22</b>
Magnitude tolerance (dB)	2.4 3.5	1.5	2	<b>1.5</b>
Quadrature generation type	Quadrature All-pass filter	Folded transformer quadrature generation	RC-CR poly- phase filter + inductor	<b>Transformer-poly- phase network</b>
Look-up table or code compensation	Yes	Yes	-	<b>No</b>
Technology	130nm CMOS	90nm BiCMOS	180nm BiCMOS	<b>65nm CMOS</b>

# Outline

---



- Introduction
- Circuit Design and Simulation Results
- Measurement
- Conclusion

# Conclusion

---



- I/Q vector modulator phase rotator with 3-stage transformer poly-phase network achieves world first decade instantaneous bandwidth.
- Measured 961 phase interpolation points demonstrate high precision I/Q magnitude/phase balance and good I/Q VGA matching.
- Within 1.5dB magnitude variation, measured RMS phase quantization errors  $<1.22^\circ$  for  $360^\circ$  full-span interpolation from 2GHz to 24GHz are achieved.
- Our phase rotator don't require frequency tuning elements, band selection switches, frequency-dependent code compensation, or frequency-dependent look-up tables.



# Acknowledgment

---



- The authors are grateful to Thomas W. Dalrymple and Tony Quach of AFRL for their helpful technical discussions.
- The authors would like to acknowledge Toshiba Corporation for chip fabrication.
- The authors also thank members of Georgia Tech Electronics and Micro-System Lab (GEMS) for technical discussions and design support.