

# **Circuit Techniques for Mitigating Short-Term $V_{th}$ Instability Issues in SAR ADCs**

**Won Ho Choi, Hoonki Kim, and Chris H. Kim**


**University of Minnesota, Minneapolis, MN**

**[choi0444@umn.edu](mailto:choi0444@umn.edu)**

# Agenda


- **Impact of Short-term  $V_{th}$  Instability on SAR ADC Operation**
- **Proposed Stress Mitigation Techniques**
- **SAR ADC Test-chip Measurement Results**
- **Conclusions**

# Intro to Bias Temperature Instability (BTI)



- Channel carriers interact with interface bonds and get captured in dielectric or interface
- Manifests as increase in  $|V_{th}|$  with time
- Partially recovers when FET is turned off


# Short-term $V_{th}$ Instability due to BTI




J. Keane, *et al.*, JSSC, 2011.

- Short-term  $V_{th}$  degradation and recovery occur due to the BTI
- The amount of  $V_{th}$  shift depends on the stress voltage and stress time

# Impact on Comparator Circuit




**Stress-induced input offset**



K. Rott, *et al.*, IIRW, 2012.


- Asymmetric input voltage  $\rightarrow$  asymmetric time-dependent  $V_{th}$  shift between input transistors  $\rightarrow$  time-dependant input offset

# Case Study: 10-bit SAR ADC




- Stress-induced input offset of the comparator may degrade the resolution of a Successive Approximation Register (SAR) ADC

# Charge-redistribution based SAR-ADC



- Large voltage difference in the comparator inputs during the initial SAR conversion steps causes stress-induced comparator offset


# Short-term $V_{th}$ Instability during SAR Operation



- A 10-bit SAR ADC case study with and without short-term  $V_{th}$  instability
- PMOS-input comparator used for the case study




# Short-term $V_{th}$ Instability during SAR Operation




- A large input voltage difference gives rise to a large difference in short-term  $V_{th}$  shifts

# Short-term $V_{th}$ Instability during SAR Operation




- If the input voltage difference in the next SAR conversion step (D8) is smaller than the  $V_{th}$  shift difference, it may lead to an incorrect decision

# Short-term $V_{th}$ Instability during SAR Operation



- If the input voltage difference in the next SAR conversion step (D8) is smaller than the  $V_{th}$  shift difference, it may lead to an incorrect decision

# Short-term $V_{th}$ Instability during SAR Operation




- The error cannot be corrected by the subsequent conversion steps (...0111 vs. ...1000)
- An error of one LSB generated in the digital output

# Agenda

- Impact of Short-term  $V_{th}$  Instability on SAR ADC operation
- **Proposed Stress Mitigation Techniques**
- SAR ADC Test-chip Measurement Results
- Conclusions



# Proposed Dynamic Offset Cancellation Technique



Comparator ref.: W. Liu, *et al.*, ISSCC, 2010.



- Temporarily connects both comparator input voltages to the same level → equalizes  $V_{th}$  shift

# Technique #1: Stress Removal



- Proposed technique connects both input nodes to a recovery voltage (i.e.  $V_{DD}$  for PMOS) right after the comparator makes a decision

# Technique #2: Stress Equalization




- Proposed technique connects both input nodes to the common mode voltage (i.e.  $V_{DD}/2$ ) right after the comparator makes a decision



# Agenda

- Impact of Short-term  $V_{th}$  Instability on SAR ADC operation
- Proposed Stress Mitigation Techniques
- **SAR ADC Test-chip Measurement Results**
- Conclusions


# 65nm SAR ADC Test Chip and Features



Process	65nm CMOS
Supply	1.2V
Resolution	10bit
Sample rate	80kS/s
DNL <sub>MAX</sub> (LSB)	-0.46 / +1.03*
INL <sub>MAX</sub> (LSB)	-1.21 / +1.22*
SNDR (dB)	50.79* @ 2.205kHz input
SFDR (dB)	65.65*
ENOB	8.14bit*
Power	305μW
Area	450x490μm <sup>2</sup>


\*w/ stress equalization technique

# Measured DNL / INL



- **0.77 and 0.90 LSB improvement in DNL using stress removal and stress equalization, respectively**
- **Digital codes A~F show a large improvement in DNL**
- **INL remains relatively constant**


# Output Codes Most Vulnerable to Short-term Vth Instability



		Digital out						Conv. step generating error
Decimal value		D9	D8	D7	D6	D5	...	
A	127 =	0	0	0	1	1	...	D7
	128 =	0	0	1	0	0	...	
B	255 =	0	0	1	1	1	...	D8
	256 =	0	1	0	0	0	...	
C	383 =	0	1	0	1	1	...	D7
	384 =	0	1	1	0	0	...	
D	639 =	1	0	0	1	1	...	D7
	640 =	1	0	1	0	0	...	
E	767 =	1	0	1	1	1	...	D8
	768 =	1	1	0	0	0	...	
F	895 =	1	1	0	1	1	...	D7
	896 =	1	1	1	0	0	...	

- The digital codes most vulnerable to short-term Vth instability have the following attributes
  - The correct code has a pattern of **011111...**
  - The incorrect code has a pattern of **100000...** due to the error in the early conversion step

# Measured FFT Results



	SNDR (dB)	ENOB (bit)	SFDR (dB)
Typical SAR	50.10	8.02	62.74
Stress removal	50.36	8.07	63.79
Stress equalization	50.79	8.14	65.65

- **Subtle improvements in SNDR, ENOB, and SFDR observed after applying the proposed techniques**

# Conclusions

- **Stress mitigation techniques are proposed for alleviating short-term  $V_{th}$  instability issues in SAR ADCs**
- **The proposed techniques temporarily connect the comparator input nodes to the same voltage level right after the comparator's decision is complete**
- **Measured data from a 65nm SAR-ADC test chip shows improvements in DNL using the proposed techniques**

## Acknowledgement

- **Dr. Vijay Reddy at Texas Instruments for technical feedback and encouragement**