

# Materials Challenges for III-V/Si Co-integrated CMOS

Devendra K Sadana

IBM

T J Watson Research Center

Yorktown Heights, NY


[dksadana@us.ibm.com](mailto:dksadana@us.ibm.com)

## Co-Workers



- C-W. Cheng
- B. Wacaser
- W. Spratt
- K.T. Shiu
- S.W. Bedell

## Acknowledgments

- Ghavam Shahidi
- T C Chen
- Mukesh Khare
- Effendi Leobandung
- Renee Mo
- Lukas Czornormaz
- Jean Fompeyrine
- Heike Riel
- Yanning Sun
- John Ott
- Marinus Hopstaken
- Joel de Souza
- A Majumdar
- Rajiv Joshi



# Moore's Law to Continue....



- Gate Length Scaling path to 5 nm & beyond


- Options to control device electrostatics in scaled transistors

## Scaling Motivation: Processor Device Count

Node	Transistors / cm <sup>2</sup> (20% GR hit per node)	Transistors in 500 mm <sup>2</sup> (Billions)	3D Stack: 1-3 Layers (Billions)	Chips/MCM 1-8 (Billions)
65	0.2	1		
45	0.32	1.6		
32	0.512	2.6		
22	0.82	4.1	4 – 12	4 - 96
14	1.3	6.5	6 – 18	6 – 144
10	2.1	11	11 – 33	11 – 264
8	3.4	17	17 – 51	17 – 410
6	5.5	28	26 - 78	26 – 624

- 100s of billions of transistors on a multi-core processor

# Power-Performance by Product




- Most applications operate ***within a power-constrained environment***
- Future technologies require high performance operation with reduced power
- High mobility materials ideal for reduced power CMOS technology

## Why III-V Channels?


- **Power density** is increasing with each successive CMOS node
- Device operation at ever **reducing supply voltage** required for both the total power and power density reduction  

$$P_A \sim f C V_{DD}^2 N \Rightarrow N \uparrow \rightarrow V_{DD} \downarrow$$
- **Si CMOS** performance suffers at reduced supply voltage
- **High mobility channel** may be a possible path to address the performance issue at low voltages



- Intrinsic  $f_T$  of III-V HEMTs  $\sim \times 2.0$  higher @  $V_{dd}$  of 0.5-0.6V compared to Si @  $V_{dd}$  of 1.33 V

## Ideal CMOS for Highest Performance with High Mobility Channels



Material	Si	InAs	Ge
Electron mobility (cm <sup>2</sup> /Vs)	1,600	40,000	3,900
Hole mobility (cm <sup>2</sup> /Vs)	430	500	1,900

Existing channel material


### Key Fundamental Challenges

- Band to band tunneling
- High density of defects in channel

Material	$\mu_e$ (cm <sup>2</sup> /Vs)	$\mu_h$ (cm <sup>2</sup> /Vs)	$E_g$ (eV)
Si	1350	480	1.12
Ge	3900	1900	0.66
InP	5400	200	1.34
GaAs	8500	400	1.42
InGaAs(53%)	12000	300	0.74
InAs	40000	500	0.35
GaSb	3000	1000	0.73
InSb	77000	850	0.17





## Schematics of Planar Device Architectures of III-V Devices: Pros & Cons



	HEMT	MOS-HEMT	MOSFET
<b>Gate leakage (<math>I_G</math>)</b>	High	Low	Low
<b>Self aligned</b>	No	No	Yes
<b>Overlap (<math>C_{OV}</math>)</b>	Low	High	Low



IBM, Y Sun

## Record Performance via High Mobility ( $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ) MOSFET Channel





MIT, Lin et al, IEDM Proc, pp 575-578, 2014

# Record Performance Self-aligned InGaAs Planar MOSFET on an InP Substrate




- Experimental data from planar devices demonstrates power of III-V channel for future CMOS



IBM, Sun et al IEDM 2014

# Benchmarking of InGaAs Based HEMTs, MOS-HEMTs, and Self-Aligned MOSFETs

IBM, Y Sun et al, IEDM 2014



$In_{0.53}Ga_{0.47}As$

- Performance ( $G_{MSAT}$ ) of self-aligned  $In_{0.53}Ga_{0.47}As$  MOSFETs has been improved to be at par with HEMTs and MOS-HEMTs
- This is a significant development from the point of view of co-integrating III-Vs into mainstream Si CMOS technology

D K Sadana, IBM, CICC 2015



## Gaps Between Si and Co-Integrated Si/III-V NFET Technologies


Basic Properties	Silicon	III-V ( $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ )
Band gap (eV)	1.1	0.74
Electron Mobility ( $\text{cm}^2/\text{V-s}$ )	1400	12000
<b>Crystallographic defect density (<math>\text{cm}^{-2}</math>)</b>	<b>Undetectable</b>	<b><math>&gt; 10^9</math></b>
Dielectric/Si interface charge ( $\text{cm}^{-2} \text{eV}^{-1}$ )	$\times 10^{10}$	$\times 10^{12}$
Shortest channel length (nm)	$< 20$	$> 30$
Subthreshold slope (mV/dec), SC	$< 70$	$> 90$
$I_{\text{off}}$ @ $< 30$ nm channel ( $\text{A}/\mu\text{m}$ )	pA range	nA range
Contact resistance ( $\Omega \text{cm}^2$ )	$10^{-9}$ range	$10^{-8}$ range
Self-aligned contacts	Yes	No
Process temperature ( $^{\circ}\text{C}$ )	$> 1200$ LSA	$< 650$

- There is a formidable gap between Si and III-V materials, processes, and device properties
- Innovative solutions required to integrate III-V materials into Si technology

# Outline

## Technological Innovations to Maintain High Performance

- **Heterogeneous Si/III-V integration**
- **Key Challenges**
  - Substrate → defects
  - Integration → temperature
  - Devices → SS, DIBL,  $D_{it}$
- **Conclusions**



# Si/III-V Growth Questions

**What's the end substrate product ?**

$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  (< 20 nm) / Si

**Why don't we **bond** III-V channel directly onto Si ?**

Si (300 mm) and III-V wafer (100 – 150 mm) diameter incompatibility


**What happens when we **grow** III-V channel directly onto Si ?**

Highly lattice mismatched (> 8%) system is thermodynamically unstable and balls up during the growth (this is how QDs are created!!)


High defect density (>  $10^{10} \text{ cm}^{-2}$ ) at the III-V/Si interface: unsuitable for product



## Issue: Growth of III-Vs on Si Causes Defect Generation due to Large Lattice Mismatch







- InGaAs or InP mismatch with Si: > 8%
- Ge or GaAs mismatch with Si: ~ 4%
- Critical thickness for lattice mismatch of > 4% : < 0.5 nm
- Instantaneous defect formation in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  growth on Si







## Lattice Mismatch & Growth Induced Defect Types

- Planar: Stacking faults, Micro-twins, & Anti-phase boundaries
- Threading dislocations



## Multiple Paths to III-V Growth on Si



## Multiple Paths to III-V Growth on Si




# Multiple Paths to III-V Growth on Si




# Types of Crystallographic Defect in III-V Grown on Si


## Edge, Screw, and Mixed Dislocations




## Anti-phase Boundary



## Stacking Faults








## Micro-twins




# Various Growth Approaches for Defect Reduction

1. **Graded buffer layer (GBL)**
  - Multiple options for buffer materials
  - Ge, GaAs, InP, InGaAs, InAlAs etc
2. **Aspect Ratio Trapping (ART)**
3. **Confined Epitaxial Lateral Overgrowth (CELO)**
4. **Cyclic annealing**
5. **Layer transfer on Oxide (SOI-like)**
6. **Epitaxial Lateral Overgrowth (ELO)**
7. **Nanowires (NW)**




## Approach 1: Defect Reduction in III-V on Si Through a Thick Buffer Layer

Q. Li, et al, IEEE Trans. Electron Devices, 60(12), pp.4112-4118, Dec.2013



Hoke et al, GaAs Mantech, 2001



- Defect reduction can be achieved in a multiple way: (i) by growing a thick InP layer on GaAs/Si, and (ii) by grading AlGaInAs on GaAs/Si
- Best defect density is still  $> 10^8 \text{ cm}^{-2}$



A schematic diagram of a periodic structure. It consists of a series of gray rectangular blocks (labeled 'III-V') arranged in a row. These blocks are separated by light blue triangular regions. Below the gray blocks is a continuous orange layer (labeled 'Si'). Black lines connect the top corners of the gray blocks to the bottom corners of the light blue triangles, forming a series of 'X' shapes that indicate a specific structural or electronic relationship between the layers.

A cross-sectional scanning electron micrograph (SEM) showing a layered structure. The top layer is labeled 'Ge' (Germanium). Below it is a layer labeled 'SiO<sub>2</sub>' (Silicon Dioxide). The bottom layer is labeled 'Silicon'. A series of vertical, rectangular features are visible on the SiO<sub>2</sub> layer, resembling a comb or a series of pillars. An arrow points to one of these features, which is labeled 'SiO<sub>2</sub>'.


SEM image showing a cross-section of a GaAs/SiO<sub>2</sub>/Silicon structure. The GaAs layer is on top, followed by a SiO<sub>2</sub> layer, and the Silicon substrate at the bottom. A scale bar is visible in the top left corner.

3D schematic of a quantum well structure. The structure consists of a yellow Si(001) substrate, a green SiO<sub>2</sub> layer, and a blue STI (Shallow Trench Isolation) layer. A central orange InP layer is surrounded by a purple InGaAs layer. A green G layer is on top of the InGaAs, and a blue D layer is on top of the InP. A vertical dimension line on the right indicates a height of ~250-300nm. An arrow points to the trench edges with the text "Defects trapped at trench edges".

D K Sadana, IBM, CICC 2015




## Approach 3: Confined Epitaxial Lateral Overgrowth (CELO)




IBM, Czornomaz et al, IEEE VLSI Symp 2015

- Uniform InGaAs growth in active device region achieved
- Effective reduction of defects away from the seed region evident




D K Sadana, IBM, CICC 2015

## Approach 4: Defect Reduction by Post Epi Cyclic Anneal



GaAs/Si




- Defect reduction by two orders of magnitude possible by high T cyclic anneal



Yamaguchi, JMR, 1991, pp 376-384

## Approach 5: Layer Transfer on an Insulator by wafer bonding

H<sup>+</sup> Implant



Donor wafer




Handle wafer


- Elimination of heavily defective region by layer transfer
- Defects only in the surface region are transferred
- Carrier recombination is minimized at defects because thin channel layer is fully depleted

## **Defect-Electrical Correlation**

## Improved Device Electrostatics in III-Vs on Insulator (Approach 5)




- Layer transfer in conjunction with III-VOI structure near-ideal for Si/III-V device electrostatics







IBM, Czornomaz et al, 43<sup>rd</sup>, IEEE ESSDERC Conf, Bucharest, 2013

## Approach 5: Layer Transfer on an Insulator by wafer bonding



Lauer et al, IEEE EDL, Vol.25, 83-85, 2004

Lee et al, J App Phys, Vol. 97, 011101, 2005




- Only top portion of the layer is transferred leaving behind misfit dislocations. The SOI layer has only threading dislocation arms which do not significant impact device leakage.

D K Sadana, IBM, CICC 2015




## Inverters with SiGe pFETs and InGaAs nFETs on Insulator (Approach 5)





- Transfer characteristics of the CMOS inverter measured at different  $V_{DD}$ . Well-behaved operation occurs down to  $0.2\text{V}$ .

D K Sadana, IBM, CICC 2015


## InGaAs FinFET on Si (Approach 3)




Cross-section of 30nm-thick InP CELO (8% mismatch)



- CELO structure fabrication
- InGaAs selective epitaxy
- CELO cap removal
- InGaAs fins etch
- HKMG deposition
- Gate patterning
- SiN<sub>x</sub> Spacers formation
- Raised Source/Drain epitaxy
- SiO<sub>2</sub> ILD deposition
- Metal contacts (M1)



IBM, Czornomaz et al, IEEE VLSI Symp 2015




- First successful demonstration of co-integrated Si/III-V SRAMs with 150 nm gate length



## Defect – Electrical Correlation in III-V Nanowire MOSFETs on Si

IBM, Schmid et al, APL, 222101, 2015






- High  $I_{on}/I_{off}$  ratio ( $\sim 10^4$ ) despite an extremely high density of planar defects ( $> 10^{10} \text{ cm}^{-2}$ ) in InAs nanowires

## Concluding Remarks



- Ground breaking progress in co-integrating high mobility non-Si channels in CMOS
- Various innovative III-V growth schemes on Si under investigation for defect reduction
- High performance self-aligned III-V MOSFETs operating at 0.5 V have been demonstrated using Si compatible processing
- Defects in co-integrated III-V may not be a show stopper for III-V technology development
- Demonstration of scaled device for 5 nm node is in progress
- Many challenges have yet to be overcome

# Technology Innovations to Continue ....



Extending Si CMOS



Subsystem Integration



Non-Si FET



Beyond FET

