

CICC 2015  
Session 18.2

---

# **A Flash-Based Non-Uniform Sampling ADC Enabling Digital Anti- Aliasing Filter in 65nm CMOS**

---


Tzu-Fan Wu, Cheng-Ru Ho, Mike Shuo-Wei Chen

*University of Southern California*


# Outline

- **Motivation**
- **ADC Implementation**
  - **Voltage Quantizer**
  - **Time Quantizer**
- **Measurement Results**
- **Conclusion**

# Uniform vs. Non-Uniform Sampling




**Fixed Clock Frequency**  
→ **Spectral Aliasing**



**No Clock**  
→ **Alias-Free**  
→ **Event-Driven**


# ADC Architecture

## Conventional ADC



$$\text{SQNR(dB)} = 6.02 \times \text{bit} + 1.76$$


## Proposed NUS ADC



$$\text{SQNR(dB)} \gg 6.02 \times \text{bit} + 1.76$$

# Conventional Digital Filter


- Frequency response repeats every  $f_s$



$$s[k] = \sum_{i=0}^N x[k-i] \cdot c_i$$

# Proposed Digital Anti-Aliasing Filter

- True Analog filter response but in digital domain




Ref: D. Hand and M. Chen, "A non-uniform sampling ADC architecture with embedded alias-free asynchronous filter," *GLOBECOM*, 2012.

$$s[k] = \sum_{i=0}^N x(t_i) \cdot \underbrace{\int_{t_i}^{t_{i+1}} h(kt_s - t) dt}_{c_i}$$

# Proposed Digital Anti-Aliasing Filter

- True Analog filter response but in digital domain



$$s[k] = \sum_{i=0}^N x(t_i) \cdot \underbrace{\int_{t_i}^{t_{i+1}} h(kt_s - t) dt}_{c_i}$$

Ref: D. Hand and M. Chen, "A non-uniform sampling ADC architecture with embedded alias-free asynchronous filter," *GLOBECOM*, 2012.


# Outline

- Motivation
- **ADC Implementation**
  - Voltage Quantizer
  - Time Quantizer
- Measurement Results
- Conclusion




# Level-Crossing Events

- Pulses are generated and combined from different levels




# Proposed Flash-Based NUS ADC




# Comparator Design

- Minimize the delay variations
  1. Different input slew rate  
→  $> 500\text{MHz BW}$ ,  $> 40\text{dB gain}$
  2. Different input DC levels




# Pulse Generator

- Use differential topology to reduce delay variation




# Pulse Combiner / Level Encoder

- Tree structure to match delays on different paths





# Delay-Balanced OR Gate


- Match the delay at different ports due to unequal parasitics




delay  
difference  
~ 10ps




delay  
difference  
~ 1ps



# Time Quantization




# Time Quantizer






# Passive Phase Interpolation



Without Passive Interpolation




With Passive Interpolation


- Mismatch averaged out
- Phase doubled

# Sense-Amplifier-Based Flip-Flop


- Maximum operation frequency of 2 GHz



**Pre-amp**



**Sense-Amplifier**




**Latch**

# Outline


- Motivation
- ADC Implementation
  - Voltage Quantizer
  - Time Quantizer
- **Measurement Results**
- Conclusion

# Chip Micrograph




**Active area =  $0.3 \text{ mm}^2$**

# Measured Pulse Out




# Single-Tone Test




# Two-Tone Test

- Desired signal with 40 dB higher blocker



**Low-Pass Digital AA Filter**




**Band-Pass Digital AA Filter**


# Modulated Signal

- 8 MHz 16-QAM signal with 50 dB higher blocker

Spectrum before Filter



Constellation after Filter





# Performance Summary

	<b>Proposed Flash-Based NUS ADC</b>	<b>B. Schell, ISSCC 2008</b>	<b>S. Naraghi ISSCC 2009</b>
<b>Alias-free Sampling</b>	<b>Yes</b>	<b>Yes</b>	<b>No</b>
<b>Alias-free Filtering</b>	<b>Yes</b>	<b>No</b>	<b>No</b>
<b>Synchronous Output</b>	<b>Yes</b>	<b>No</b>	<b>Yes</b>
<b>Voltage Quantization</b>	<b>15 levels</b>	<b>256 levels</b>	<b>1 level</b>
<b>Time Quantization</b>	<b>10 ps/step</b>	<b>No</b>	<b>500 ps/step</b>
<b>SFDR</b>	<b>56 dB</b> <b>(<math>f_{in}=19\text{MHz}</math>)</b>	<b>47 dB</b> <b>(<math>f_{in}=4\text{KHz}</math>)</b>	<b>58 dB</b> <b>(<math>f_{in}=40\text{KHz}</math>)</b>
<b>SNDR</b>	<b>50 dB</b> <b>(<math>f_{in}=19\text{MHz}</math>)</b>	<b>55 dB</b> <b>(<math>f_{in}=2\text{KHz}</math>)</b>	<b>49 dB</b> <b>(<math>f_{in}=290\text{KHz}</math>)</b>
<b>Power</b>	<b>30 mW</b>	<b>1.23 mW</b>	<b>14 uW</b>

# **Conclusion**

- **A flash-based non-uniform sampling ADC architecture is proposed to perform anti-aliasing filter in the non-uniform digital domain**
- **Hybrid quantization in both voltage and time domain favors technology scaling**
- **The proposed ADC architecture can be extended to different non-uniform sampling schemes → new opportunities**

# **Acknowledgements**

**The authors would like to thank Dr. Mark Rich from DARPA and the NSF Career Award for funding support.**