


# A 190mW 40Gbps SerDes Transmitter and Receiver Chipset in 65nm CMOS Technology

Ke Huang; Deng Luo; Ziqiang Wang; Xuqiang  
Zheng; Fule Li; Chun Zhang; Zhihua Wang  
Institute of Microelectronics  
Tsinghua University

# Outline

- Background
- Receiver architecture and design techniques
- Transmitter architecture and design techniques
- Measurement results
- Conclusion

# Background




- Standards and applications such as OC-768, OUT-3, 400GbE and so on demand TRX to support data rate around and even beyond 40Gb/s.

# Problems and Design Target

## ➤ Problems:

- TX timing hard to meet under PVT variation
  - FFE: 1UI delay is difficult to generate
    - FFE based on transmission line: power and area penalty
    - FFE based on flip-flop: power penalty, large CK-Q delay
  - CDR stability issue
  - High power consumption
- ## ➤ Design target: Low power 40Gb/s transceiver for short range communication


# Receiver Architecture



- 2-tap RX FFE with current integrating summer
- Dynamic latches cascaded to increase RX sensitivity
- Bang-bang CDR with separated integral and proportional path

# RX Timing



10GHz quadrature clocks are used to sample and hold data, reducing clock tree power



Integrating summer output drops below transistor  $V_{th}$  during **INT<sub>1</sub>** to eliminate ISI introduced by **INT<sub>2</sub>**


- Discrete time 2-tap FFE

# Cascaded dynamic latches



- Limited regeneration time degrades slicer performance
- Double tail comparator + StrongArm comparator


# CDR design



- Separated proportional and integral path alleviate stability problem\*




# Multiphase clock generation




- 2 stage time-averaging, improving multiphase clock amplitude and phase separation uniformity\*

# Transmitter Architecture




- Time window search loop to guarantee timing\*
- Open loop delay for TX FFE 1-UI delay generation

# Transmitter timing




- Open loop delay requirement:  $T_s < T_{\text{delay}} < T_s + 25\text{ps}$
- $T_s$  is configurable, a default value is 6.25ps
- Simulation results:  $15.5\text{ps} < T_{\text{delay}} < 23\text{ps}$  under PVT

# TX eye diagram





- TX 40Gb/s no equalization and 9.5dB pre-emphasis
- TX total jitter: 6.7ps

# RX recovered clock and demuxed data



- RMS jitter: 271fs
- phase noise: -122dBc @ 1MHz
- 10Gb/s data total jitter: 26ps

# RX Equalization



- Channel: A short lossy cable, SMA connector, a 1.5cm FR4 trace and bonding wire.
- 11dB FFE + 4dB CTLE




# Performance Summary


	<b>This work</b>	<b>[3]<sup>b</sup>, Lee, JSSC 2012</b>
<b>Data rate</b>	<b>40 Gb/s</b> <b>(38.4 Gb/s - 46.4Gb/s)</b>	<b>40Gb/s</b> <b>(38.8 Gb/s - 42Gb/s)</b>
<b>Technology</b>	<b>65nm</b>	<b>65nm</b>
<b>TX eye jitter</b>	<b>6.7 ps</b>	<b>Not given</b>
<b>Recovered clock jitter</b>	<b>271 fs, rms</b>	<b>319 fs, rms</b>
<b>Recovered data jitter</b>	<b>26 ps, peak-peak</b>	<b>59.1 ps, peak-peak</b>
<b>Power supply</b>	<b>1.2 V</b>	<b>TX:1.2V RX:1.6 V</b>
<b>Power</b>	<b>TX:80mW</b> <b>RX:110mW</b>	<b>TX:135mW</b> <b>RX:520mW</b>
<b>BER</b>	<b><math>&lt; 10^{-12}</math>, <math>2^7-1</math> PRBS</b> <b>(15dB loss @ 20GHz)<sup>a</sup></b>	<b><math>&lt; 10^{-12}</math>, <math>2^7-1</math> PRBS</b> <b>(19dB loss @ 20GHz)</b>
<b>Chip area</b>	<b>TX: 0.7x0.75mm<sup>2</sup></b> <b>RX: 1x0.6mm<sup>2</sup></b>	<b>TX: 0.9x0.7 mm<sup>2</sup></b> <b>RX: 1.1x0.6 mm<sup>2</sup></b>

<sup>a</sup> loss is estimated    <sup>b</sup> TX serializer is not implemented

# Chip micrograph



TX core:  $0.7 \times 0.75 \text{ mm}^2$



RX core:  $1 \times 0.6 \text{ mm}^2$



# Conclusion

- A 40Gbps SerDes transceiver consuming only 190mW power for short range communication is presented. TRX BER is below  $1e-12$  under 15dB channel loss and TX eye total jitter is 6.7ps for  $1e-12$  BER.
- Design techniques are employed to reduce power consumption and improve performance, including TX timing calibration, TRX power-efficient FFE, RX cascaded dynamic comparators and RX CDR with separated integral and proportional path.

# Acknowledgement

- The authors would like to thank Keysight for testing support