

A 298-fJ/writecycle 650-fJ/readcycle 8T Three-Port SRAM in 28-nm FD-SOI Process Technology for Image Processor

**Haruki Mori¹, Tomoki Nakagawa¹, Yuki Kitahara¹,
Yuta Kawamoto¹, Kenta Takagi¹, Shusuke Yoshimoto¹,
Shintaro Izumi¹, Koji Nii², Hiroshi Kawaguchi¹ and
Masahiko Yoshimoto¹**

¹ Kobe University

² Renesas Electronics Corporation

Outline


- **Background**
- **Proposed 8T Three-Port SRAM**
- **Majority Logic**
- **Chip Implementation**
- **Measurement Result**
- **Summary**

Outline

- **Background**
- **Proposed 8T Three-Port SRAM**
- **Majority Logic**
- **Chip Implementation**
- **Measurement Result**
- **Summary**

Multiport SRAM in image processor


- **Multi-processing:** Image processor requires the many cores for high-resolution real-time graphics [1].



Multiport SRAM is expected for image processor.

[1] S. W. Keckler, et al, *IEEE Micro*, 2011.

Trend of power consumption in portable SoC




More energy efficient SRAM will be expected

[1] ITRS 2011 Edition (System Drivers)

28-nm UTBB FD-SOI : Advantages

UTBB FD-SOI: Ultra Thin Body&BOX Fully-Depleted Silicon on Insulator

- **FD-SOI has been adopted in the 28nm node [2].**
 - Improving transistor behavior, especially at low supply voltage.
- **28nm FD-SOI enables an ultra-low power SRAM design [2].**
 - Thicker gate dielectric reduced gate leakage




[2] P. Flatresse et al., ISSCC 2013.

Outline


- Background
- **Proposed 8T Three-Port SRAM**
- Majority Logic
- Chip Implementation
- Measurement Result
- Summary

Static random access memory (SRAM)



【6T SRAM cell】

- High density
 - Bit line pair
- (Common write/read port)




【8T dual port SRAM cell】

- Area: 6T cell + 30%
- 1write/1read port structure

Area becomes large according to the port number increases
→ Multi port SRAM is expected to be a smaller layout



Proposed 8T three-port SRAM





M7 and M8 transistors are used as single end read ports

**Asymmetrical 8T three-port cell achieves
high density & low power operation.**

Memory cell layout (2-p vs. 3-p)






2-port: Two NMOS transistors are used as read port.



3-port: Single NMOS transistor is used as read port.




Three-port SRAM is realized in the same cell area and at the same number of transistors as 2-p SRAM

Read operation waveforms




Read power is reduced when "1" data is stored.

Read operation waveforms



Read power is reduced when "1" data is stored.


**No read current
=> Low power**




Kobe University Integrated Silicon&Software architecture laboratory

Variety of access conditions

- Single port condition





- Dual port condition




Dual port condition cause read margin deterioration!

Read margin (Static Noise Margin)

@28nm FD-SOI, TT corner, Room temp.




Read margin (Static Noise Margin)




Sufficient SNM remain for stable operation even under the dual read condition.

Pre-charge less write operation

Conventional circuit



Pre-charge less circuit




Pre-charge less write circuit and divided column structure effectively reduce the write energy.

Outline


- Background
- Proposed 8T Three-Port SRAM
- **Majority Logic**
- Chip Implementation
- Measurement Result
- Summary

Concept of majority logic(1/2)

Read energy comparison
“0” read vs “1” read





Bright pixels:
Many “1” data
stored as they are



Dark pixels:
Many “0” data inverted


Many “0”s are inverted by majority logic.

Concept of majority logic(2/2)



Increase number of "1"s by "0"s inversion.

Power overhead of majority logic




Majority logic statistically saves 18% of an RBL power even if the data are random.

Outline

- Background
- Proposed 8T Three-Port SRAM
- Majority Logic
- **Chip Implementation**
- Measurement Result
- Summary

Chip implementation



Chip photograph


Technology	28nm FD-SOI
Supply voltage	0.4-0.7V (Memory macro)
	1.8V (I/O)
Chip area	1.0mm ²
Macro size	242x242um ²
Macro configuration	64Kb (32Kb X 2), 16bits/word
Cell size	0.384x1.457um ²
Frequency	7.14MHz@0.46V, 50MHz@0.7V

Outline

- Background
- Proposed 8T Three-Port SRAM
- Majority Logic
- Chip Implementation
- **Measurement Result**
- Summary


Shmoo plot

8T three-port SRAM@28nm FD-SOI, Room temp.



Measured energy consumption

@28-nm FD-SOI, 0.54V, 18.2MHz, Room temp.



298fJ/cycle at 01-pat. writing, **1000fJ/cycle** at 01-pat. reading

Application for image processor





Image1



Image2



Read energy is reduced by 47% in a dark image

Outline

- **Background**
- **Proposed 8T Three-Port SRAM**
- **Majority Logic**
- **Chip Implementation**
- **Measurement Result**
- **Summary**

Summary

- I presented 8T three-port SRAM for Image processor.
- The proposed SRAM is comprising 1-write/2-read ports and the majority logic to save active energy.
- Test chip achieves **298-fJ** in the write cycle and **650-fJ** in the read cycle with the help of the majority logic.

Acknowledgment

We would like to thank STMicroelectronics for chip implementation.

**This work was supported by STARC,
VLSI Design and Education Center (VDEC),
The University of Tokyo with the collaboration
with Cadence Corporation,
Mentor Graphics Corporation, Synopsys Inc.,
CMP Inc., and Renesas Electronics Corporation.**

Appendix

Appendix: write shmoo plot

8T three-port SRAM@28nm FD-SOI, Room temp.

