

A Compact, High Linearity 40GS/s Track and Hold Amplifier in 90nm SiGe Technology

Deeksha Lal | Morteza Abbasi | David S. Ricketts

deeksh@ncsu.edu | mabbasi3@ncsu.edu | dricket@ncsu.edu

North Carolina State University



Motivation

Growing wireless devices





<http://www.nydailynews.com/news/world/check-contrasting-pics-st-peter-square-article-1.1288700>

mm-wave radios for 5G^[2]



<http://pixgood.com/cloud-computing-png.html>

CISCO, "Cisco Visual Networking Index: Mobile Data Traffic Forecast Update, 2013-2018," 2014




40Gb/s, 100Gb/s Ethernet standards^[1]





<http://rdssolutions.com/wp-content/uploads/2012/03/Fiber-Ethernet.jpg>

Track/Hold Amplifier (THA) Operation




- C_H buffered at input & output
- C_H charged/discharged to track/hold input on alternating clock cycles






Application

- Communication systems use ADCs for DSP
- ADCs periodically sample, quantize and digitize received signal
- Signal holding capability during sampling provided by Track-and-Hold (THA) circuit




Performance Metrics


- Spurious Free Dynamic Range (SFDR)
 - Dynamic Range between fundamental tone and spur when spur exceeds noise floor
- P_{1dB} : 1-dB compression point
- Total Harmonic Distortion, THD
- Effective Number of Bits, ENOB (Resolution)
- In-Band Intermodulation Products (IP3): Two Tone tests




Non-Linearities in THA




(a) Acquisition Time



(b) Pedestal Error




(c) Hold-Mode Feedthrough




Other Errors:

- Device Mismatch
- Clock swing not fully differential
- Low output resistance of current generators

Non-Linearities in THA




Circuit Design & Architecture



- Differential design minimizes
 - Even order harmonics
 - Common-mode noise
- Current biasing with diode connected devices
- Single ended clock input converted to differential through buffer amplifier
- Peak f_T biasing of switches

- 50Ω Input matching
 - Emitter Followers used for input/output buffering
 - Differential Pair for high speed current steering, Gain<1 to minimize distortion
 - RP generates voltage drop to turn off base of Q5, Q6
 - Feedforward Compensation Capacitors
- $C_{FF} \equiv$
- Current steering switching circuit. Q9-12 are dummy transistors to counteract charge injection from switching
 - Hold Capacitor
 - Degenerated Common Emitter with
 - Gain<1, lowers output swing
 - High impedance output

Layout and Fabrication




- Design laid out in SiGe HBT 90nm technology
 - $f_T=300\text{GHz}$, $f_{\text{MAX}}>300\text{GHz}$

Measurement Setup


Input

Signal Generator
Agilent 83650B (Single Tone)
Agilent PSG 20GHz (Two Tone)





Output

Oscilloscope
R&S RTO 1024
Spectrum Analyzer
R&S FSUP




Clock

Signal Generator
HP E8267C
 $F_{CLK} = 40\text{GHz}$
 $P_{CLK} = 3\text{dBm}$



T/H Operation Achieved


Time Measurement



2GHz Oscilloscope

$F_{IN} = 50\text{MHz}$, $P_{IN} = -10\text{dBm}$
 $F_{CLK} = 0.9\text{GS/s}$


Beat Frequency Test



$F_{IN} = 40.002\text{GHz}$
 $F_{CLK} = 40\text{GHz}$

High frequency operation
tested for signal at 2MHz


Nyquist Zone Clocking



Presence of Aliased F_{IN} around F_{CLK}
confirmed on Spectrum Analyzer


Linearity Results @ 40GS/s

Output Harmonics




Second Harmonic dominates linearity

SFDR




SFDR3 > 65 dB, Noise Floor = -100 dBm

Input P_{1dB}



P_{1dB} remains above 0 dBm for 1-15 GHz input


THD




THD3 with ENOB > 4.9 bits

Linearity Results @ 40GS/s

Two Tone Tests: Intermodulation Products




Spectrum showing intermodulation products for two tones at 14.96 GHz and 15.04 GHz



Measured results for two tone tests showing IIP3 and OIP3 for input frequencies up to 19GHz

Design Figures Achieved


High-speed Digital Receivers



-Low Distortion	😊	THD3>4.9 bits
-High BW	😞	BW limited
-Medium Power	😐	560mW
-High Sensitivity	😊	SFDR3>65dB
-High Sampling Speed	😊	$F_{\text{CLK}} = 40\text{GS/s}$

Conclusion

Performance Metric	Measurement
Sample Rate	40GS/s
Peak P_{IN}	6dBm
SFDR3@ F_{IN}/F_{CLK}	78dB@6GHz/40GHz
THD3@ F_{IN}/F_{CLK}	-39dB@6GHz/40GHz
IIP3@ F_{IN}/F_{CLK}	11.1dBm@5GHz/40GHz
DC Power Consumption	560mW
Voltage Supply	3.9V
Die-Size	0.49mm ²
Process, f_T	90nm SiGe HBT, 300GHz



- A highly linear, 40GS/s THA designed in 90-nm SiGe technology
- Performance compares with InP designs at half the power consumed

Future Work

- Further measurements to characterize
 - Noise of the system
 - Two tone tests
- Address Bandwidth limitations of design
- Attempt integration with ADC circuits

References

- [4] Daneshgar, S.; Griffith, Z.; Rodwell, M.J.W., "A High IIP3, 50 GSamples/s Track and Hold Amplifier in 0.25um InP HBT Technology," Compound Semiconductor Integrated Circuit Symposium (CSICS), 2012 IEEE, vol., no., pp.1,4, 14-17 Oct. 2012
- [5] Shahramian, S.; Carusone, A.C.; Voinigescu, S.P., "Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18um SiGe BiCMOS Technology," Solid-State Circuits, IEEE Journal of, vol.41, no.10, pp. 2233,2240, Oct. 2006
- [12] Shahramian, S.; Voinigescu, S.P.; Carusone, A.C., "A 30-GS/sec Track and Hold Amplifier in 0.13-μm CMOS Technology," Custom Integrated Circuits Conference, 2006. CICC '06. IEEE, vol., no., pp.493,496, 10-13 Sept. 2006