Call for Papers
Author's Kit
Paper Templates
Presentation Guidelines
Paper Awards
JSSC Issue



 
SUBMISSION OF PAPERS: The DEADLINE for submission of papers has
been extended to Friday, April 20, 2012, 11:00 pm PST.

Please forward questions regarding submission to Phillipe Jansen, (philippe.jansen@imec.be).

Click here for a PDF of the complete Call for Papers.

Click on the Author Kit button on the left to get information on preparing and submitting your paper. Access to online paper submission is on the Author Kit page.

Papers in the Following Areas are Requested:

Analog Circuit Design:
Data Converters – Nyquist and oversampled, mixed signal analog/digital applications, analog sensor processing applications, low voltage and low power analog, deep submicron issues in analog design. Blocks for analog systems – amplifiers, sample-holds, voltage references and regulators, filters continuous and discrete, non linear analog blocks, novel clock generation.

Systems on Chip and 3D:
Innovative digital or mixed signal SoCs, ASICs, or FPGAs. Advanced, complex or high performance circuits or design techniques. General purpose or application specific 3D / 2.5D multi-chip designs. Methodologies and infrastructures developed for large SoC or multi-dimensional designs realized on ICs. Design challenges and solutions in advanced process nodes. Papers should address the performance, bandwidth, energy efficiency or implementation issues encountered and resolved.

Memory:
Circuits, architectures and applications addressing power-performance-density trade-offs, Vmin, resiliency, endurance, data retention, variations tolerance and reliability for all memory technologies (SRAM, e/DRAM, CAM, ROM, OTP, MRAM, RRAM, PCM).

Biomedical, Actuators, MEMS, and Sensors:
Advanced ICs for biomedical, aerospace, automotive, energy, environment, and security applications. Interface circuits for emerging technologies in medicine, actuators, MEMS, and sensors are of particular interest. Examples include biosensors and devices and networks, nanotechnology, microchemical sensors, image sensors, OLED’s, DNA microarrays, micro- and nanofluidic chips, novel display technologies and organic circuitry.

IC Manufacturing:
Special focus on challenges of and alternatives to CMOS scaling, Design for Manufacturability, specialty manufacturing techniques, and design / technology interaction. Advanced manufacturing techniques using any combination of bulk/SOI CMOS, bipolar, non-silicon, and photonic technologies. Evolving chip packaging such as chip stacking, lead-free, flip-chip, and System-in-Package. Tutorial content and impact to the design community is encouraged.

Power Management:
Circuit and system architectures for power management and power consumption optimization. Advanced circuit topologies and innovations in switching / linear regulators, low power design, energy scavenging, wireless power transmission, battery charging and metering, digital control, dynamic power control, and other topical areas related to the challenges of efficient power generation, distribution, and utilization.

Simulation and Modeling:
Simulation/modeling techniques and methodologies for device-and circuit-level analysis, design and verification of analog, RF, memory, and mixed-signal circuits. S tatistical and reliability modeling and simulation. Compact models for active and passive devices. Behavioral modeling and simulation. Methodologies for PDK generation and validation. Parasitic extraction and reduction. Modeling and simulation of 3D ICs. Signal-integrity modeling and simulation. Package modeling.

Test, Debug, and Reliability:
Debug techniques. DFT (design for test) for digital, memory, analog/mixed signal circuits, equalizers, CDR, high speed I/O, MEMS, RF, and photonic ICs. Design techniques for high reliability applications. Reliability concerns in leading edge technologies, such as soft errors. Innovations in ESD protection. Issues of testability and constraints due to protection of intellectual property or system security.

Wireline Communications:
Circuits and systems for electrical and optical communications, including: serial links backplanes, high-speed memory and graphics interfaces, intra-chip and chip-to-chip interconnects, peripheral I/O buses, photonic transceivers, circuit blocks, including serializers, deserializers, equalizers, link-related clocking (PLLs, DLLs, and CDR), electro-optical conversion (TIA, lase/modulator drivers).

Wireless Designs:
Integrated wireless transceiver architectures and sub-circuits for cellular, connectivity, broadband and low-power communication, millimeter-waves and Terahertz, biomedical, smart antennas, MIMO, RF MEMS, software-defined and cognitive radio. Papers on RF circuit solutions targeting emerging wireless applications and techniques are particularly encouraged.

Submission of Papers: Deadline is April 20, 2012

Papers must report original and previously unpublished work, including specific results. Papers may be up to 4 pages in length including illustrations, charts, tables and references. Successful submissions concisely explain how the work advances the state of the art and include schematics, measured results, and technical detail sufficient to be understood. Circuit-design papers intended for traditional lecture presentation must include measured experimental results that substantiate performance claims. Circuit-design papers using only simulation to substantiate performance claims are usually rejected for traditional lecture presentation, but may be considered for poster presentation. Papers are submitted electronically by PDF files. Authors are requested to use the IEEE PDF eXpress program to distill their files in order to meet IEEE Explore requirements. Click on the "Author Kit" button to the left and carefully read and follow the instructions on submtting a paper.

When submitting a paper, please indicate a preference for a lecture presentation or a poster presentation. CICC reserves the right to assign a paper to either category.

Appropriate company and government clearances MUST be obtained prior to submission. AUTHORS MUST SUBMIT THE SIGNED COPYRIGHT FORM WHEN THEY SUBMIT THEIR PAPER FOR REVIEW. PAPERS SUBMITTED WITHOUT A SIGNED COPYRIGHT FORM WILL BE DISQUALIFIED AND NOT BE REVIEWED.

Notification of the committee's decision will be emailed to authors by June 25, 2012.

CICC is devoted to showcasing original and previously unpublished technical work. By submitting a paper to CICC, the author agrees that the paper will not be placed in the public domain before the conference. In addition, the content of the paper is not, and will not be, concurrently under consideration for acceptance by another conference. The CICC Technical Committee from time to time monitors submissions to relevant conferences and will reject any paper that is submitted to another conference.

ACCEPTED PAPERS WILL BE PRINTED IN THE PROCEEDINGS WITHOUT OPPORTUNITY FOR FURTHER CHANGE.

Accepted papers will be used for publicity purposes and portions of these papers may be quoted in pre-conference magazine articles and also via the Web. If this is not acceptable, authors must email CICC at cicc@his.com to decline publicity.

Lecture Presentation Papers:
Lecture presentation papers should report original and previously unpublished work, including specific results. Successful submissions consicely explain how the work advances the state of the art and includes schematics, measured results, and technical detail sufficient to be understood. Circuit-design papers intended for lecture presentation must include measured experimental results that substantiate performance claims. Circuit design papers using only simulation to substantiate performance claims are usually rejected for traditional lecture presentations, but may be considered for poster presentation.

Poster Session Papers:
Poster presentations encourage in-depth discussions with the audience and are ideal for the presentation of ongoing research. The acceptance criteria for papers for poster presentation are identical to those for traditional lecture presentation except that the requirement for measured experiemtnal results may be relaxed.

The submission website is accessed on the Author Kit page. Click here to go to the Author Kit for complete procedures for submitting a paper as well as access to the online submission program.

The deadline for submission of camera-ready papers is April 20, 2012. Your completed submission must be downloaded by 11:00 pm Pacific time on April 20, 2012.


 

Home | Papers & Presentations | General Information | Conference Events   
Sponsored Events   |
Committee | Conference History
©Custom Integrated Circuits Conference