

## References

1. R. Schreier "An empirical study of high-order, single-bit delta-sigma modulators," *IEEE Trans. on Circuits and Sys. II: Analog and Digital Sig. Proc.*, vol. 40, no. 8, pp. 461-466, August 1993.
2. L. R. Carley, J. Kenney, "A 16-bit 4'th order noise-shaping D/A converter," *IEEE Proc. CICC*, pp. 21.7.1-21.7.4, 1988.
3. L. R. Carley, "A noise shaping coder topology for 15+ bits converters," *IEEE J. Solid-State Circuits*, vol. SC-24, pp. 267-273, April 1989.
4. I. Galton, P. Carbone, "A rigorous analysis of D/A conversion with dynamic element matching," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 42, no. 12, pp. 763-772, Dec., 1995.
5. H. T. Jensen, I. Galton, "A hardware-efficient dynamic element matching DAC for direct digital synthesis," *Proceedings of the IEEE International Symposium on Circuits and Systems*, June, 1996.
6. H. T. Jensen, I. Galton, "A low-complexity dynamic element matching DAC for direct digital synthesis," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 45, no. 1, pp. 13-27, Jan. 1998.
7. H. T. Jensen, I. Galton, "A performance analysis of the partial randomization dynamic element matching DAC architecture," *Proceedings of the IEEE International Symposium on Circuits and Systems*, June, 1997.
8. B. H. Leung, S. Sutarja, "Multi-bit sigma-delta A/D converter incorporating a novel class of dynamic element matching techniques", *IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing*, vol. 39, no. 1, pp. 35-51, Jan. 1992.
9. F. Chen, B. H. Leung, "A high resolution multibit sigma-delta modulator with individual level averaging," *IEEE J. Solid-State Circuits*, vol. SC-30, no. 4, pp. 453-460, April 1995.
10. M. J. Story, "Digital to analogue converter adapted to select input sources based on a preselected algorithm once per cycle of a sampling signal," U.S. Patent No. 5,138,317, Aug. 11, 1992.
11. H. Spence Jackson, "Circuit and Method for Cancelling Nonlinearity Error Associated with Component Value Mismatches in a Data Converter," U.S. Patent No. 5,221,926, June 22, 1993.
12. R. T. Baird, T. S. Fiez, "Improved  $\Delta\Sigma$  DAC linearity using data weighted averaging," *Proceedings of the IEEE International Symposium on Circuits and Systems*, May, 1995.
13. R. T. Baird, T. S. Fiez, "Linearity enhancement of multi-bit  $\Delta\Sigma$  A/D and D/A converters using data weighted averaging," *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 42, no. 12, pp. 753-762, Dec. 1995.
14. R. Schreier, B. Zhang, "Noise-shaped multi-bit D/A converter employing unit elements," *Electronics Letters*, vol. 31, no. 20, pp. 1712-1713, Sept. 28, 1995.

15. A. Yasuda, H. Tanimoto, T. Iida, "A 100kHz 9.6mW multi-bit  $\Delta\Sigma$  DAC and ADC using noise shaping dynamic elements matching with tree structure", *IEEE ISSCC Dig. of Tech. Papers*, vol. 41, pp. 64-65, Feb. 1998.
16. R. W. Adams, T. W. Kwan, "Data-directed Scrambler for Multi-bit Noise Shaping D/A Converters", U.S. Patent No. 5,404,142, Apr. 4, 1995.
17. T. W. Kwan, R. W. Adams, R. Libert, "A stereo multi-bit  $\Sigma\Delta$  D/A with asynchronous master-clock interface", *IEEE ISSCC Dig. of Tech. Papers*, vol. 39, pp. 226-227, Feb. 1996.
18. T. W. Kwan, R. W. Adams, R. Libert, "A stereo multibit Sigma Delta DAC with asynchronous master-clock interface", *IEEE Journal of Solid-State Circuits*, vol. 31, no. 12, pp. 1881-1887, Dec. 1996.
19. R. Adams, K. Nguyen, K. Sweetland, "A 113dB SNR oversampling DAC with segmented noise-shaped scrambling," *IEEE ISSCC Dig. of Tech. Papers*, vol. 41, pp. 62-63, Feb. 1998.
20. I. Galton, "Spectral Shaping of Circuit Errors in Digital-to-Analog Converters," U.S. Patent No. 5,684,482, Nov 4, 1997.
21. I. Galton, "A hardware-efficient noise-shaping D/A converter," *Proceedings of the IEEE International Symposium on Circuits and Systems*, May, 1996.
22. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 44, no. 10, pp. 808-817, Oct. 1997.
23. H. T. Jensen, I. Galton, "Yield estimation of a first-order noise-shaping D/A converter," *Proceedings of the IEEE International Symposium on Circuits and Systems*, June, 1997.
24. A. Keady, C. Lyden, "Tree structure for mismatch noise-shaping multibit DAC," *Electronic Letters*, vol. 33, no. 17, pp. 1431-1432, Aug. 1997.
25. H. T. Jensen, I. Galton, "A reduced-complexity mismatch-shaping DAC for delta-sigma data converters," *Proceedings of the IEEE International Symposium on Circuits and Systems*, June 1998.
26. E. Fogleman, I. Galton, W. Huff, H. Jensen, "A 3.3V single-poly CMOS audio ADC delta-sigma modulator with 98dB Peak SINAD," *IEEE Custom Integrated Circuits Conference*, May 1999.
27. E. Fogleman, I. Galton, H. Jensen, "A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADCs," *Proceedings of the IEEE International Symposium on Circuits and Systems*, June, 1999.
28. E. Fogleman, I. Galton, H. Jensen, "An area-efficient differential-input ADC with digital common mode rejection," *Proceedings of the IEEE International Symposium on Circuits and Systems*, June, 1999.
29. E. Fogleman, I. Galton, W. Huff, and H.T. Jensen, "A 3.3V single-poly CMOS audio ADC delta-sigma modulator with 98dB peak SINAD and 105dB peak SFDR," *IEEE Journal of Solid State Circuits*, vol. 35, no. 3, March, 2000.

30. E. Fogleman, J. Welz, I Galton, "An audio ADC delta-sigma modulator with 100dB SINAD and 102dB DR using a second-order mismatch-shaping DAC", *IEEE Journal of Solid State Circuits*, vol. 36, no. 3, March, 2001.
31. J. Grilo, I. Galton, K. Wang and R. Montemayor, "A 12 mW ADC Delta-Sigma Modulator with 80dB of Dynamic Range Integrated in a Single-Chip Bluetooth Transceiver," *IEEE Custom Integrated Circuits Conference*, May 2001.